Abstract
We describe the use of a form of machine learning which makes efficient use of time and computing resources for developing and optimizing a transistor level IC layout. Our learning system abstracts new knowledge from examples it is provided and incorporates this new knowledge into a generalized solution graph. This generalized solution graph contains information about layout topologies known to the system
Date of this Version
3-1-1990
COinS