0.8-V Supply Voltage Deep-Submicrometer Inversion-Mode In0.75Ga0.25As MOSFET

Y Q. Wu
Purdue University - Main Campus

W K. Wang
Lehigh University

Ozhan Koybasi
Purdue University - Main Campus, okoybasi@purdue.edu

Dmitri Zakharov
Purdue University - Main Campus, zakharov@purdue.edu

E A. Stach
Birck Nanotechnology Center and School of Materials Engineering, Purdue University, eastach@purdue.edu

See next page for additional authors

Follow this and additional works at: https://docs.lib.purdue.edu/nanopub

Part of the Nanoscience and Nanotechnology Commons

Wu, Y Q.; Wang, W K.; Koybasi, Ozhan; Zakharov, Dmitri; Stach, E A.; Nakahara, S; Hwang, J C.; and Ye, P. D., "0.8-V Supply Voltage Deep-Submicrometer Inversion-Mode In0.75Ga0.25As MOSFET" (2009). Birck and NCN Publications. Paper 562.
https://docs.lib.purdue.edu/nanopub/562

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.
0.8-V Supply Voltage Deep-Submicrometer Inversion-Mode In$_{0.75}$Ga$_{0.25}$As MOSFET

Y. Q. Wu, Student Member, IEEE, W. K. Wang, O. Koybasi, D. N. Zakharov, E. A. Stach, S. Nakahara, J. C. M. Hwang, Fellow IEEE, and P. D. Ye, Senior Member, IEEE

Abstract—We report the experimental demonstration of deep-submicrometer inversion-mode In$_{0.75}$Ga$_{0.25}$As MOSFETs with ALD high-$k$ Al$_2$O$_3$ as gate dielectric. In this letter, n-channel MOSFETs with 100–200-nm-long gates have been fabricated. At a supply voltage of 0.8 V, the fabricated devices with 200–130-nm-long gates exhibit drain currents of 232–440 $\mu$A/$\mu$m and transconductances of 538–705 $\mu$S/$\mu$m. The 100-nm device has a drain current of 801 $\mu$A/$\mu$m and a transconductance of 940 $\mu$S/$\mu$m. However, the device cannot be pinched off due to severe short-channel effect. Important scaling metrics, such as on/off current ratio, subthreshold swing, and drain-induced barrier lowering, are presented, and their relations to the short-channel effect are discussed.

Index Terms—Atomic layer deposition, high-$k$, InGaAs, MOSFET.

I. INTRODUCTION

THE CONTINUOUS device scaling and performance improvements required by the International Technology Roadmap for Semiconductors are faced with a grand challenge as conventional Si CMOS scaling comes to its fundamental physical limits. As several new technologies, such as high-$k$ metal gate integration, nonplanar Si transistors, and strained-channel materials, have been developed to maintain Moore’s law, tremendous efforts have been spent to look into those alternative channel materials “beyond Si,” such as germanium and III–V compound semiconductors. Benefiting from their high electron mobility and velocity, III–V high-electron-mobility transistors or quantum-well transistors with In-rich InGaAs, InAs, or InSb channels have been demonstrated with superior device metrics such as transconductance, cutoff frequency, and gate delay [1]–[3]. However, the gate leakage of these transistors limits their applications in large-scale integrated circuits.

In the quest for perfect dielectrics for III–V semiconductors, significant progress has recently been made on inversion-type enhancement-mode InGaAs NMOSFETs, operating under the same mechanism as Si MOSFETs, using high-$k$ gate dielectrics. The promising dielectric options include ALD Al$_2$O$_3$ [4]–[7], HfO$_2$ [7]–[9], HfAlO [7], [10], [11], ZrO$_2$ [12] and in situ molecular beam epitaxy (MBE) Ga$_2$O$_3$(Gd$_2$O$_3$) [13]–[15]. Most recently, a record-high inversion current above 1 A/mm has been achieved for long-channel Al$_2$O$_3$/InGaAs MOSFETs [5]. In this letter, we present the experimental results of In$_{0.75}$Ga$_{0.25}$As MOSFETs with gate lengths down to 100 nm and a supply voltage as low as 0.8 V. The on/off current ratio, subthreshold swing (SS), and drain-induced barrier lowering (DIBL) are affected by the short-channel effect.

II. DEVICE STRUCTURE AND FABRICATION

Fig. 1(a) shows the cross section of an ALD Al$_2$O$_3$/In$_{0.75}$Ga$_{0.25}$As MOSFET. A 500-nm p-type $4 \times 10^{17}$ /cm$^3$ buffer layer, a 300-nm p-type $1 \times 10^{17}$ /cm$^3$ In$_{0.53}$Ga$_{0.47}$As layer, and a 12-nm strained p-type $1 \times 10^{17}$ /cm$^3$In$_{0.75}$Ga$_{0.25}$As channel were sequentially grown by MBE on a 2-in $p^-$ InP wafer. After surface cleaning and ammonia passivation, the wafers were transferred via room ambient to an ASM F-120 ALD reactor. A 30-nm-thick Al$_2$O$_3$ encapsulation layer was deposited at a substrate temperature of 300 °C. All patterns were defined by a Vistec VB-6 UHR electron-beam lithography (EBL) system. The source and drain regions of the MOSFETs were formed by selective implantation of $3 \times 10^{13}$ cm$^{-2}$ at 40-keV Si with the designed range of 43 nm and annealed at 650 °C or 750 °C for 10 s in N$_2$ for activation. Compared with the values in [5], relatively low implantation energy and dose were chosen here to avoid the penetration of implanted Si ions through the 280-nm-thick electron-beam resist used to protect the channel regions. After (NH$_4$)$_2$S treatment for 10 min, another 5-nm Al$_2$O$_3$ was also grown by ALD after stripping away the encapsulation oxide layer. The ohmic source
and drain contacts were made by electron-beam evaporation of AuGe/Ni/Au and annealing at 400 °C for 30 s in N2. The gate electrode was made by electron-beam evaporation of Ni/Au. The fabricated MOSFETs have nominal gate lengths \(L_g\) of 100, 110, 120, 130, 140, 150, 160, 170, 180, and 200 nm defined by the source–drain implant separation. The metal gates were designed to be 200 nm longer than the \(L_g\) with 100-nm extension on each side. The 100-nm extension guarantees the sheet resistance and contact resistance of the implanted source and drain regions are determined to be \(\approx 300 \, \Omega/\text{square} \) and \(\approx 500 \, \Omega \cdot \mu\text{m} \), respectively, by the transfer length method.

### III. Results and Discussion

Fig. 2(a) shows the transfer characteristics of 100- and 150-nm-gate-length \(\text{In}_{0.75}\text{Ga}_{0.25}\text{As}\) MOSFETs. The maximum supply voltage \(V_{\text{DD}}\) is 0.8 V. At the gate–source voltage \(V_{gs} = V_{ds} = 0.8\) V, the measured on-currents \((I_{on})\)’s are 801 and 354 \(\mu\text{A}/\mu\text{m}\) for 100- and 150-nm devices. The 100-nm device cannot be turned on at any gate bias with drain current of 170 \(\mu\text{A}/\mu\text{m}\) at \(V_{gs} = 0.8\) V and \(V_{ds} = 0\) V, suggesting that the p-doped channel region is punched through by the implanted n+ source and drain and/or that the source/drain is excessively deep implanted. The punchthrough effect becomes less severe for devices with gate lengths of 130 nm or longer because their \(L_g\)’s are more than twice the depletion width in the p-doped channel region from the n+ source and drain. Their \(L_g\)’s are also exactly three times or more than the designed source/drain implantation range of 43 nm. The 130–200-nm devices are operated in enhancement mode with the threshold voltage \(V_T\) of 0.14–0.2 V, measured from the transfer characteristics in the linear region at drain–source voltage \(V_{ds} = 0.05\) V. The maximum extrinsic transconductances \(G_m\)’s are 940 \(\mu\text{S}/\mu\text{m}\) for a 100-nm device and 660 \(\mu\text{S}/\mu\text{m}\) for a 150-nm device. To the best of the authors’ knowledge, these values are among the highest \(G_m\)’s ever reported for surface-channel III–V MOSFETs [5], [15]. The intrinsic \(G_m\) for a 100-nm device is estimated to be 1.77 mS/\(\mu\text{m}\) since the measured contact resistance is approximately 500 \(\Omega \cdot \mu\text{m}\). Compared with that in [5], \(G_m\) is increased to 660 from 350 \(\mu\text{S}/\mu\text{m}\) by reducing the \(\text{Al}_2\text{O}_3\) thickness from 10 to 5 nm and shrinking the gate length from 0.4 \(\mu\text{m}\) to 150 nm. The observed linear scaling of \(G_m\) and \(I_{on}\) versus \(L_g\) between 0.4 and 40 \(\mu\text{m}\) does not sustain any longer in the deep-submicrometer region. To maintain the \(\text{ON}-\text{state device performance at low-power operation, more aggressive reduction of the effective oxide thickness is needed.}

Fig. 2(b) shows the subthreshold characteristics of drain current, \(I_d\) versus \(V_{gs}\), for four representative devices with 110-, 130-, 160-, and 200-nm gate lengths at \(V_{ds} = 0.8\) V. The devices with 130-nm or shorter gate length show severe short-channel effect, as discussed previously. Strictly speaking, at \(V_{ds} = 0.8\) V and \(V_{gs} = 0\), only the 200-nm device is really turned off if the 1 \(\mu\text{A}/\mu\text{m}\) metric is used. Shallow junctions or more sophisticated halo implantations are needed to fabricate sub-200-nm-surface-channel \(\text{In}_{0.75}\text{Ga}_{0.25}\text{As}\) MOSFETs with acceptable off-state performance. The saturation of the decrease of \(I_d\) at \(V_{gs} < 0\) is due to the substrate leakage current induced from the reversely biased drain junction [16]. The junction leakage is significantly reduced by reducing the implantation activation temperature from 750 °C to 650 °C. The similar effect was also reported in [17]. Meanwhile, ON-state performance is only slightly degraded by reducing the activation temperature from 750 °C to 650 °C. The typical gate leakage current for these devices is below 1 \(\mu\text{A}/\mu\text{m}\) at \(-0.8\) V < \(V_{gs}\) < \(0.8\) V and \(V_{ds} = 0.8\) V, which is about eight orders of magnitude lower than the drain current. The 5-nm \(\text{Al}_2\text{O}_3\) leakage current density is \(< 10^{-4} \text{A/cm}^2\) at the device operation biases.

Table I summarizes the \(I_{on}, G_m\), and the scaling metrics of SS, DIBL, and \(I_{on}/I_{off}\) as functions of \(L_g\) obtained from \(I_d\). All these devices were activated at 650 °C. \(I_{on}/I_{off}\) is chosen as \(I_{on}(V_{ds} = 0.8\) V, \(V_{gs} = V_T + 2/3V_{DD})/I_{off}(V_{ds} = 0.8\) V, \(V_{gs} = V_T - 1/3V_{DD})\) with 1 \(\mu\text{A}/\mu\text{m}\) metric for \(V_T\) and 0.8V for \(V_{DD}\) [2], [18]. It can be seen that SS and DIBL increase and \(I_{on}/I_{off}\) decreases with decreasing \(L_g\). The values start to fall apart dramatically at \(L_g = 130\) nm or shorter, indicating that severe short-channel effect occurs. These scaling metrics could be further improved by nonplanar geometry, junction engineering, and better interface quality. With minimum

---

**TABLE I**

<table>
<thead>
<tr>
<th>Device Parameter</th>
<th>(I_{on}) ((V_{gs} = 0.8) V)</th>
<th>(G_m) ((V_{gs} = 0.8) V)</th>
<th>SS ((V_{gs} = 0.05) V)</th>
<th>DIBL ((V_{DD}))</th>
<th>(I_{on}/I_{off}) ((V_{gs} = 0.8) V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>685</td>
<td>700</td>
<td>430</td>
<td>1500</td>
<td>1.2 \times 10^3</td>
</tr>
<tr>
<td>120</td>
<td>568</td>
<td>704</td>
<td>273</td>
<td>653</td>
<td>1.6 \times 10^3</td>
</tr>
<tr>
<td>130</td>
<td>440</td>
<td>705</td>
<td>168</td>
<td>297</td>
<td>1.8 \times 10^3</td>
</tr>
<tr>
<td>140</td>
<td>332</td>
<td>680</td>
<td>165</td>
<td>226</td>
<td>1.6 \times 10^3</td>
</tr>
<tr>
<td>150</td>
<td>304</td>
<td>632</td>
<td>160</td>
<td>194</td>
<td>2.2 \times 10^3</td>
</tr>
<tr>
<td>160</td>
<td>270</td>
<td>580</td>
<td>150</td>
<td>170</td>
<td>1.8 \times 10^3</td>
</tr>
<tr>
<td>170</td>
<td>250</td>
<td>556</td>
<td>150</td>
<td>165</td>
<td>1.8 \times 10^3</td>
</tr>
<tr>
<td>180</td>
<td>246</td>
<td>544</td>
<td>149</td>
<td>162</td>
<td>2.2 \times 10^3</td>
</tr>
<tr>
<td>200</td>
<td>232</td>
<td>538</td>
<td>144</td>
<td>154</td>
<td>2.7 \times 10^3</td>
</tr>
</tbody>
</table>

---

![Image](https://source.com/image.png)

Fig. 2. (a) Transfer characteristics of \(\text{In}_{0.75}\text{Ga}_{0.25}\text{As}\) MOSFETs with gate lengths of 100 and 150 nm. These devices are after 750 °C RTA activation. (b) Subthreshold characteristics of \(\text{In}_{0.75}\text{Ga}_{0.25}\text{As}\) MOSFETs at \(V_{ds} = 0.05\) and 0.8 V with gate lengths of 110, 130, 160, and 200 nm, respectively. The junction leakage current is significantly reduced by reducing the activation temperature from 750 °C to 650 °C.
short-channel effects at $L_g = 200$ nm, SS $\sim 100$ mV/decade is obtained from $I_s$. It is smaller than the value obtained from $I_d$. The SS from $I_s$ is more intrinsic without the junction leakage degradation. Without considering the SS degradation by short-channel effects, the upper limit of the interface trap density $D_{it}$ is estimated to be $4 \times 10^{12}$/cm$^2$·eV for the present devices from the $m$ factor, defined as $60$ mV/decade·$(1 + C_{it}/C_{ox})$. Here, $C_{it} = qD_{it}$ is the interface trap capacitance, and $C_{ox}$ is the oxide capacitance.

IV. CONCLUSION

Inversion-mode In$_{0.75}$Ga$_{0.25}$As MOSFETs with gate lengths of 100–200 nm were demonstrated experimentally. At a supply voltage of 0.8 V, the fabricated devices with 200–130-nm-long gates exhibited drain currents of 232–440 $\mu$A/$\mu$m and transconductances of 538–705 $\mu$S/$\mu$m, respectively. The 100-nm device has a transconductance as high as 940 $\mu$S/$\mu$m, although the device cannot be pinched off due to severe short-channel effect. With better demonstrated ON-state performance of inversion-mode MOSFETs on In-rich InGaAs channels, more work is needed to study the fundamental limitations of the narrow energy gap of In-rich InGaAs and the OFF-state performance related with interface trap densities.

ACKNOWLEDGMENT

The authors would like to thank Y. Xuan, T. Shen, K. Xu, H. Pal, M. S. Lundstrom, D. Varghese, M. A. Alam, H. C. Lin, K. Martens, J. A. del Alamo, and D. A. Antoniadis for the valuable discussions.

REFERENCES