GaAs Enhancement-Mode NMOSFETs Enabled by Atomic Layer Epitaxial La1.8Y0.2O3 as Dielectric

L. Dong, Birck Nanotechnology Center, Purdue University
X. W. Wang, Harvard University
J. Y. Zhang, Birck Nanotechnology Center, Purdue University
X. F. Li, Birck Nanotechnology Center, Purdue University
R. G. Gordon, Harvard University
Peide D. Ye, Birck Nanotechnology Center, Purdue University

Date of this Version

4-2013

Citation

Dong, L.; Wang, X. W.; Zhang, J. Y.; Li, X. F.; Gordon, R. G.; and Ye, Peide D., "GaAs Enhancement-Mode NMOSFETs Enabled by Atomic Layer Epitaxial La1.8Y0.2O3 as Dielectric" IEEE Electron Device Letters ( Volume: 34, Issue: 4, April 2013 )

Comments

(c) 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.

Abstract

We demonstrate high-performance enhancement-mode (E-mode) GaAs NMOSFETs with an epitaxial gate dielectric layer of La1.8Y0.2O3 grown by atomic layer epitaxy (ALE) on GaAs(111) A substrates. A 0.5-mu m-gate-length device has a record-high maximum drain current of 336 mA/mm for surface-channel E-mode GaAs NMOSFETs, a peak intrinsic transconductance of 210 mS/mm, a subthreshold swing of 97 mV/dec, and an I-ON/I-OFF ratio larger than 10(7). The thermal stability of the single-crystalline La1.8Y0.2O3-single-crystalline GaAs interface is investigated by capacitance-voltage (C-V) and conductance-voltage (G-V) analysis. High-temperature annealing is found to be effective to reduce D-it.

Discipline(s)

Nanoscience and Nanotechnology

 

Share