Published in:

Digest of Technical Papers - IEEE International Solid-State Circuits Conference 51,(2008) 388-389+622+375-388-389+622+375;

Comments

Publisher retains content copyright.

Abstract

We demonstrate a 10T subthreshold SRAM with an efficient bit-interleaving structure for soft-error tolerance and a differential read scheme for improved stability. The 32kb (256128) SRAM array is fabricated in 90nm CMOS and operates at 31.25kHz at 0.18V With more aggressive wordline boosting, the V DD can be reduced to 0.16V At the minimum VDD condition, the operating frequency is 500Hz and the power consumption is 0.123W.

Keywords

Optical design, Static random access storage

Date of this Version

January 2008

DOI

http://dx.doi.org/10.1109/ISSCC.2008.4523220

 
 

To view the content in your browser, please download Adobe Reader or, alternately,
you may Download the file to your hard drive.

NOTE: The latest versions of Adobe Reader do not support viewing PDF files within Firefox on Mac OS and if you are using a modern (Intel) Mac, there is no official plugin for viewing PDF files within the browser window.