Digest of Technical Papers - IEEE International Solid-State Circuits Conference 51,(2008) 388-389+622+375-388-389+622+375;
We demonstrate a 10T subthreshold SRAM with an efficient bit-interleaving structure for soft-error tolerance and a differential read scheme for improved stability. The 32kb (256128) SRAM array is fabricated in 90nm CMOS and operates at 31.25kHz at 0.18V With more aggressive wordline boosting, the V DD can be reduced to 0.16V At the minimum VDD condition, the operating frequency is 500Hz and the power consumption is 0.123W.
Optical design, Static random access storage
Date of this Version