Understanding the Electrical Impact of Edge Contacts in Few-Layer Graphene

Tao Chu  
*Purdue University, Birck Nanotechnology Center*, chut@purdue.edu

Zhihong Chen  
*Purdue University, Birck Nanotechnology Center*, zhchen@purdue.edu

Follow this and additional works at: [http://docs.lib.purdue.edu/nanopub](http://docs.lib.purdue.edu/nanopub)

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.
Understanding the Electrical Impact of Edge Contacts in Few-Layer Graphene

Tao Chu and Zhihong Chen*

School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

ABSTRACT Two-dimensional layered materials including graphene and transition metal dichalcogenides are identified as promising candidates for various electronic and optoelectronic applications. Due to the weak coupling between individual layers, large contact resistances are frequently found and dominate the performance of layered material systems. In this paper, we employ few-layer graphene as an example to demonstrate a self-aligned edge-contacting scheme for layered material systems. Bypassing the tunneling resistances associated with the weak coupling between layers, lower contact resistances are achieved compared to conventional devices with top contacts. A resistor network model taking into account the gate field screening in the layer stack and all associated resistances is used to quantitatively explain the improvement and compare the current transport in both top-contacted and edge-contacted devices.

KEYWORDS: few-layer graphene · edge contact · contact resistance · 2D layered materials
currents despite the small gate screening length. Moreover, we find the resistance associated with the tunneling between graphene layers under the S/D contacts to be rather large taking into account that current is injected only within the contact transfer length. The resistance network model is therefore modified here to reflect these two changes.

To maximize the on-state performance and access the high-mobility channels more directly, it is important to eliminate the tunneling resistances mentioned above. In this paper, a novel contact scheme for FLG FETs is explored in detail. Using a self-aligned process, graphene is etched and carbon atoms at the cut edges are directly contacted by a subsequently deposited metal layer. The covalent/ionic bonds formed between metal and carbon atoms allow for a lower contact resistivity compared to the weak van de Waals bonds under conventional top contacts. More importantly, these edge contacts bypass the tunneling resistances between layers and allow direct current injection into individual graphene layers. An about 2 times lower contact resistance is observed in edge-contacted FLG devices compared to those with conventional top contacts. Finally, by comparing devices with different numbers of graphene layers, bilayer graphene FETs with edge contacts are identified to exhibit the best device performance. FLG FETs with more graphene layers do not reach higher on-state current levels due to effective gate field screening, which also leads to lower current modulation ratios.

RESULTS AND DISCUSSIONS

A scanning electron microscope (SEM) image of a four terminal, top-contacted graphene field effect device is shown in Figure 1a. Details of the device fabrication process are described in the Methods section. Graphene flakes with different layer thicknesses were identified by their optical reflection contrast (Figure 1a inset), as well as Raman spectroscopy and atomic force microscope (AFM) images. Transfer characteristics of four top-contacted FLG devices with graphene layer numbers of 1, 2, 3, and 5 are shown in Figure 1b. Source–drain currents of all devices are normalized by the respective channel length and width for direct comparison. Dashed lines are fits from the resistor network model illustrated in part (d). Contact resistance, $R_C$, as a function of the gate voltage. Error bars account for the finite widths of the voltage leads. (d) Resistor network model for conventional top-contacted FLG devices.
graphene layers that are not in direct contact with the S/D metals. Three resistances are included in the model: the contact interface resistance, \( R_{\text{int}} \); the interlayer tunneling resistance, \( R_{\text{int}} \); and the channel resistance of the \( i \)th graphene layer, \( R_{\text{ch}} \). \( R_s \) exists in SLG devices as well and is measured to be \( R_s = 200 \, \Omega \mu \text{m} \). \( R_{\text{int}} = \rho_c d_{\text{ML}}/A \) where \( \rho_c = 0.3 \, \Omega \mu \text{m} \) is the tunneling resistivity, \( d_{\text{ML}} = 0.3 \, \mu \text{m} \) is the distance between two graphene layers, and \( A \) is the area under S/D contacts within the contact transfer length in which current is injected. Since the contact transfer length \( L_T \) ranges from 50 to 250 nm, \( R_{\text{int}} \) is thus determined for every device, and its value ranges from 410 to 2100 \( \Omega \). To understand the impact of \( R_{\text{int}} \), let us compare the resistor network model with and without \( R_{\text{int}} \). Without considering \( R_{\text{int}} \), all graphene layers in the stack are connected to S/D contacts directly, and the total resistance of the network can be calculated by \( R_{\text{tot}} = 2R_s + 1/(N-1)/(R_{\text{ch}}) \). Taking into account \( R_{\text{int}} \), \( 2(N-1)R_{\text{int}} \) is added to the \( i \)th graphene layer and the total resistance of the network becomes \( R_{\text{tot}} = 2R_s + 1/(N-1)/(R_{\text{ch}}) + 2(N-1)R_{\text{int}} \). Consequently, the effective value of all \( R_{\text{int}} \) counted in the network can be calculated by \( R_{\text{int,eff}} = R_{\text{tot}} - R_{\text{tot}} = 1/(N-1)/(R_{\text{ch}}) + 2(N-1)R_{\text{int}} \), which can be viewed as an additional contact resistance. Several SLG FETs, in which the contact resistance is dominated by \( R_{\text{int}} \), FLG FETs have larger contact resistances due to the contribution from \( R_{\text{int,eff}} \). Owing to the gate field screening from the bottom graphene layers, charges are not equally distributed among all layers. A simple Thomas–Fermi screening model is used to calculate the charge distribution.\(^{12}\) Considering diffusive transport in our long-channel devices, the channel resistance \( R_{\text{ch}} = L/(Wn_{\text{eff}}) \) can be calculated, where \( L \) and \( W \) are the channel length and width, respectively, \( \mu \) is the effective mobility, and \( n_{\text{eff}} \) is the charge in each layer. Due to the short gate field screening length in FLG of \( \lambda \approx 0.6 \, \mu \text{m} \), top graphene layers do not get “turned on” by the back gate efficiently and appear to have larger channel resistances compared to the bottom layers. Transfer characteristics simulated from the resistor network model in Figure 1d show good agreement with the experimental measurements, as shown in Figure 1b. Since \( R_{\text{int}} \) is rather large and prevents current from reaching the less resistive graphene layers at the bottom, eliminating \( R_{\text{int}} \) is expected to improve the on-state performance of FLG devices. It has been shown that edge contacts to open carbon bonds in carbon nanotubes or graphene substantially reduce contact resistances compared to top contacts.\(^{14–17}\) However, experimentally realizing a true edge contact to FLG is nontrivial. Since current injection over a length scale beyond the transfer length is negligible, etching graphene to expose edges for contact formation requires the distance between the graphene edge and the metal contact edge to be smaller than the transfer length, as illustrated in Figure 2a. However, the finite lithographical alignment accuracy does not allow for a reliable edge contact formation in this manner.

To accurately position metal contacts at graphene edges within the transfer length, a self-aligned fabrication process is developed here. For direct comparison, the same graphene devices with conventional top contacts shown in Figure 1 are used to fabricate edge contacts. Detailed edge contact fabrication steps are described in the Methods section. In brief, after three continuous steps of contact patterning, graphene etching, and resist overdeveloping, graphene edges were exposed and directly contacted by subsequently deposited metal electrodes, and the actual metal/graphene contact lengths can be precisely controlled by the overdevelopment time, as shown in Figure 2b. The inset shows an SEM picture of a graphene flake covered by poly(methyl methacrylate) (PMMA), etched in the open PMMA window, and a small stripe uncovered after the extra resist development. As highlighted at the edge of the PMMA window, \( \sim 100 \, \mu \text{m} \) long graphene with fresh edges is exposed for contact formation in this case. The final S/D contact structure consists of an edge contact in connection with a 100 \( \mu \text{m} \) long top contact.

Two representative edge-contacted devices with five- and two-layer graphene are presented in Figure 2c and d, respectively, in comparison with the original devices using conventional top contacts. Significant on-state current improvements are observed in edge-contacted devices for both layer thicknesses. Note that the device channel lengths are sufficiently long so that the small length reduction due to etching will not impact the on-state current. Contact resistances of these devices are extracted from four-terminal measurements and presented in Figure 2e and f. Compared to conventional top contacts, contact resistances are lowered approximately by a factor of 2 in edge-contacted graphene devices.

To understand the observed improvement, a modified resistor network model is utilized for edge-contacted graphene devices, as shown in Figure 2a. In addition to the existing resistances from the conventional resistance network, \( R_{\text{edge}} \) is added to account for the resistance between the metal contact and graphene edge at each layer. \( R_{\text{edge}} = 150–360 \, \Omega \mu \text{m} \) is extracted from curve fitting using the edge contact model. While for an \( N \)-layer FLG FET with top contacts, current injection to the bottom graphene layer needs to go through \( 2(N-1) \) tunneling resistances, our novel self-aligned edge contact scheme allows current to be directly injected to each graphene layer, bypassing large tunneling resistances by the relatively small \( R_{\text{edge}} \).

Next we have calculated the current distribution in FLG devices for the two contacting schemes using the
corresponding resistor network model. In Figure 3a, current in each graphene layer of a bilayer FET with conventional top contacts is simulated. The bottom layer close to the gate is labeled as the first layer. In the Dirac point regime, the off-state current in the first layer is smaller than that in the second layer because of the existing tunneling resistance. On the other hand, at the device on-state, current of the second layer becomes lower due to efficient gate field screening, despite the existing tunneling resistance. In contrast, the edge-contacted bilayer graphene device shows a drastically different current distribution, as shown in Figure 3b. Since weak screening occurs in the Dirac point regime and the edge contact resistance to the first graphene layer is comparable to the interface resistance to the second layer, similar currents are found in each graphene layer. At the device on-state, the first graphene layer can now carry much higher current than the second layer due to the efficient gate field control and direct contacts through the edges. Compared to the top-contacted device, this graphene layer in an edge-contacted device now carries more than 3 times the current. Similar current distribution simulations are performed for a five-layer graphene FET with both the top and edge contacts, as shown in Figure 3c and d. In the five-layer stack, due to the relatively small on-state screening length of $\lambda \approx 0.6$ nm mentioned above, the top three layers far from the back gate contribute much less current compared to the bottom two layers, especially in the edge-contacted case.

Transfer characteristics of the edge-contacted bilayer and five-layer graphene FET are compared in Figure 4a. The five-layer device provides higher currents in both device on- and off-states. However, one of...
the complexities in graphene devices is that the minimum conductance is largely impacted by the trap charge condition of the underlying SiO2 substrate.18,19

If this external substrate effect is set to be the same for both devices artificially (by setting \( z \) to be the same, \( z = 2 \)), the five-layer device does not carry much larger current than the bilayer device, shown in Figure 4b. Due to the small screening length in FLG, most of the current flows in the first few graphene layers close to the back gate. With direct access to the bottom layers through edge contacts, adding more graphene layers far from the gate does not further improve the device performance.

**SUMMARY AND CONCLUSIONS**

In conclusion, we have demonstrated a novel edge contact scheme for FLG devices and achieved a \( 2 \times \) current improvement in the device on-state. Two resistor network models are used to extract relevant contact resistance information for both top-contacted and edge-contacted FLG devices and to compare the current distribution in the two. The same edge contact

---

Figure 3. Current distribution in each graphene layer of (a) conventional top-contacted bilayer graphene FET, (b) edge-contacted bilayer graphene FET, (c) conventional top-contacted five-layer graphene FET, (d) edge-contacted five-layer graphene FET, based on the new resistor network model using the following parameters: \( \lambda = 0.6 \) nm, \( d_{ML} = 0.3 \) nm, \( R_s = 200 \Omega/\mu m, R_{int} = 1600 \Omega, R_{edge} = 320 \Omega/\mu m, \mu = 1600 \text{cm}^2/\text{V-s}, z = 2 \) for the bilayer and \( z = 4 \) for the five-layer graphene device. \( z \) is the minimal conductance factor.

Figure 4. (a) Transfer characteristics of an edge-contacted bilayer graphene FET (purple dots) and an edge-contacted five-layer device (red dots). Note that the minimal conductance factor \( z \) is different for the bilayer and the five-layer graphene device. (b) Comparison of characteristics of an edge-contacted bilayer (purple dash) and five-layer graphene FET (red solid) assuming \( z = 2 \) for both cases. Both currents are normalized by channel width, and the channel lengths are \( \sim 10 \) \( \mu m \).
fabrication and modeling schemes can be applied to other 2D layered material stacks with proper modifications to the gate field screening length and individual contact resistance values.

**METHODS**

Single-layer and few-layer graphene devices under study were prepared from mechanically exfoliated graphene on top of a 90 nm SiO2/Si substrate. The graphene layer thickness was identified by optical reflection contrast, as shown in the bottom inset of Figure 1a. AFM and Raman spectroscopy were also used to verify the thicknesses. Graphene channels were patterned by e-beam lithography, followed by O2 RIE etching. Four-terminal electrodes were defined by another e-beam lithography step, and a 1 nm Ti/20 nm Pd/10 nm Au stack was deposited. Figure 1a shows an SEM image of a final device.

After electrical measurements of the top-contacted devices, edge contacts were patterned on the same graphene flakes for direct comparison. An e-beam lithography step defined open PMMA windows close to the original S/D top contacts. Graphene in these windows got etched away by O2 RIE, and fresh edges were exposed. An extra PMMA development step was added to uncover some graphene areas for additional contact coverage. In this way, the actual metal/graphene contact lengths can be precisely controlled by the development time, as shown in Figure 2b. All measurements were performed in a probe station after an overnight vacuum annealing at 400 K.

**Conflict of Interest:** The authors declare no competing financial interest.

**Acknowledgment.** We would like to acknowledge our very fruitful conversations with Prof. J. Appenzeller. This work was supported in part by NSF (Grant No. DMR-1206200) and by the Center for Low Energy Systems Technology (LEAST), one of six centers supported by the STARnet phase of the Focus Center Research Program sponsored by MARCO and DARPA.

**REFERENCES AND NOTES**


