Performance Prediction of Ultrascaled SiGe/Si Core/Shell Electron and Hole Nanowire MOSFETs

Abhijeet Paul  
*Purdue University - Main Campus*

Saumitra Mehrotra  
*Purdue University - Main Campus*

Mathieu Luisier  
*Purdue University - Main Campus*

Gerhard Klimeck  
*Purdue University - Main Campus, gekco@purdue.edu*

Follow this and additional works at: [http://docs.lib.purdue.edu/nanopub](http://docs.lib.purdue.edu/nanopub)  
Part of the [Nanoscience and Nanotechnology Commons](http://docs.lib.purdue.edu/nanopub)

Paul, Abhijeet; Mehrotra, Saumitra; Luisier, Mathieu; and Klimeck, Gerhard, 'Performance Prediction of Ultrascaled SiGe/Si Core/Shell Electron and Hole Nanowire MOSFETs' (2010). *Birck and NCN Publications*. Paper 809.  
http://docs.lib.purdue.edu/nanopub/809

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.
Performance Prediction of Ultrascaled SiGe/Si Core/Shell Electron and Hole Nanowire MOSFETs

Abhijeet Paul, Saumitra Mehrotra, Mathieu Luisier, and Gerhard Klimeck

Abstract—The performances of ultrascaled SiGe nanowire field-effect transistors (NWFTs) are investigated using an atomistic tight-binding model and a virtual crystal approximation to describe the Si and Ge atoms. It is first demonstrated that the band edges and the effective masses of both relaxed and strained SiGe bulk are accurately reproduced by our model. The band structure model is then coupled to a top-of-the-barrier quantum transport approach to simulate the output characteristics of ultrascaled n/p SiGe NWFTs and explore their viability for future high-performance CMOS applications. We predict a considerable improvement of SiGe nFETs and pFETs over their Si counterparts for SiGe/Si core/shell structures.

Index Terms—Ballistic, MOSFETs, nanowire (NW), SiGe, tight binding (TB), top of the barrier (ToB), virtual crystal approximation (VCA).

I. INTRODUCTION

HIGH-PERFORMANCE (HP) CMOS technology improvements are pursued by increasing the hole mobility through the use of SiGe by various experimental groups [1], [2]. Improvements in the process technology enabled the fabrication of high-Ge-concentration ultrascaled SiGe-channel nanowire field-effect transistors (NWFTs). These NWFTs can be divided into two categories: 1) SiGe/Si core/shell channels with SiO$_2$/high-$κ$ as gate dielectrics [1], [2] (Type A) and 2) SiGe channels with high-$κ$ (HfO$_2$ or ZrO$_2$) gate dielectrics (Type B), as shown in Fig. 1.

The performance analysis of SiGe NWFTs with nanoscale dimensions is only possible with a simulator that can simultaneously handle the material, the strain, the quantum confinement properties, and the electron–hole band coupling of the devices. This letter presents a general atomistic tight-binding (TB) electronic structure calculation method to solve such a system (Section II), validates the band structure model against the experimental bulk SiGe data (Section III-A), applies it to Type A and B SiGe n/p NWFTs for HP-CMOS applications (Section III-B), and finally provides the conclusions (Section IV).

II. NUMERICAL MODEL AND APPROACH

A. Band Structure Calculation in SiGe Alloys

The band structure of SiGe is based on a virtual crystal approximation of the binary alloy (A$_x$B$_{1-x}$). Its TB coefficients are calculated as the weighted mean of the coefficients of the individual materials A and B [TB virtual crystal approximation (TB-VCA)]

\[
E_{\sigma}^{AB} = x \cdot E_{\sigma}^A + (1 - x) \cdot E_{\sigma}^B
\]

\[
V_{\sigma_{1}\sigma_{2}}^{AB} = x \cdot V_{\sigma_{1}\sigma_{2}}^A + (1 - x) \cdot V_{\sigma_{1}\sigma_{2}}^B
\]

where $E_{\sigma}$ and $V_{\sigma_{1}\sigma_{2}}$ are the on-site energies for an orbital $\sigma$ and the nearest neighbor coupling elements between two orbitals $\sigma_{1,2}$, respectively. Si and Ge atoms are replaced by fictitious SiGe atoms whose TB parameters are linearly interpolated between those of Si and Ge taken from [3].

Si and Ge have a lattice mismatch of 4.2%, which gives rise to a large strain field in SiGe systems. This effect is taken into account by first adjusting the coupling matrix elements $V_{\sigma_{1}\sigma_{2}}$ and $V_{\sigma_{1}\sigma_{2}}$ in (2) according to Harrison’s scaling rule [3] and then by linearly interpolating them

\[
V_{\sigma_{1}\sigma_{2}}^{AB,\text{strain}} = x \cdot V_{\sigma_{1}\sigma_{2}}^A \left( \frac{d_A}{d_{AB}} \right)^{\eta_A} + (1 - x) \cdot V_{\sigma_{1}\sigma_{2}}^B \left( \frac{d_B}{d_{AB}} \right)^{\eta_B}
\]

In (3), the $\eta$’s are taken from [3], and the average bond length $d_{AB}$ is calculated using Vegard’s law [4]

\[
d_{AB} = x \cdot d_A + (1 - x) \cdot d_B
\]

where $d_A$ and $d_B$ are the individual bond lengths for materials A and B, respectively. The internal strain at the SiGe/Si (AB/A) interface is accounted by averaging the bond length at the interface ($d_{int}$) over two atomic monolayers

\[
d_{int} = (d_{AB} + d_A)/2.
\]

The scaling of the nearest neighbor coupling elements $V_{\sigma_{1}\sigma_{2}}$ leads to an energy shift ($\Delta_{\sigma}$) of the diagonal elements $E_{\sigma} (E_{\sigma} \rightarrow E_{\sigma} + \Delta_{\sigma})$ [5]. This is accounted for in (1) as

\[
E_{\sigma}^{AB,\text{strain}} = x \cdot (E_{\sigma}^{A} + \Delta^{A}_{\sigma}) + (1 - x) \cdot (E_{\sigma}^{B} + \Delta^{B}_{\sigma}).
\]
A. Benchmarking Against Bulk Band Structure

TB-VCA. (d) Electron effective masses in transverse variation in relaxed and biaxially strained SiGe bulk structure calculated using and [14] \((E_{\text{g}})\) values in [12] from our CB values. (b) Comparison of bandedges for CB data

A previous study [6] derived an approximate, atomic disorder dominated band structure of SiGe nanowires and showed that the standard VCA cannot reproduce the bandgaps of such systems. The improved VCA model presented here includes the nonlinear effects of bond deformation in Si and Ge as a function of bond length separately before the material is homogenized. The new TB-VCA model can reproduce critical design elements such as bandgaps and effective masses in close agreement with experimental data. It does, however, not include the atomic disorder that could be captured with a full 3-D representation.

B. Self-Consistent Charge and Potential Calculation

The gating and the applied source-to-drain bias are included by self-consistently coupling the calculation of the charge and of the electrostatic potential of the NWFETs at one single location along the transport direction, the top of the barrier (ToB), also known as the “virtual source” [7]. The band structure of the SiGe NW is calculated at the ToB using the TB model. Forward and backward propagating states are populated according to SiGe NW is calculated at the ToB using the TB model. Forward and backward propagating states are populated according to SiGe NW is calculated at the ToB using the TB model. Forward and backward propagating states are populated according to SiGe NW is calculated at the ToB using the TB model. Forward and backward propagating states are populated according to SiGe NW is calculated at the ToB using the TB model.

III. RESULTS AND DISCUSSION

A. Benchmarking Against Bulk Band Structure

The \(E(k)\) dispersion along the principle Brillouin zone axes \((L \rightarrow \Gamma \rightarrow X \rightarrow U / K \rightarrow \Gamma)\) is calculated for relaxed and biaxially strained bulk SiGe structures with different Ge concentrations. Fig. 2(a) shows the relaxed CB and VB edges. The TB-VCA model agrees well with the available experimental data [11], [12] for all the Ge compositions. The crossover of the conduction band (CB) edge from the X valley to the L valley at around 85% Ge is correctly captured in the relaxed system [Fig. 2(a)].

B. Performance Analysis of SiGe NWFETs

SiGe/Si core/shell structures represent an attractive FET design due to their low-defect channel/gate-dielectric interface and improved performances for both n- and pFETs [1], [2] over their Si counterparts. Here, Type A and B NWFETs with n- and p-doped contacts and (100) oriented channels are considered. The total wire diameter \((W)\) is set to 9 nm with a 1.5-nm gate oxide \((\text{SiO}_{2}, \text{Ge})\). The core diameter (CD) is varied from 0 (pure Si), 3, 4, 6, 8 to 9 nm (no Si shell, Type B).

The performance comparison is done using a constant-overdrive-voltage \((V_{\text{DD}} = 2V_{\text{OD}}/3)\) method, as proposed in [17]. The on-state gate bias \((V_{\text{GS}})\) is defined as \(V_{\text{ON}} = V_{\text{THi}} + V_{\text{DD}},\) where \(V_{\text{THi}}\) is the linear threshold voltage of the FET. A \(V_{\text{DD}}\) of 0.5 V has been used in this work.

The on-state drain current \(I_{\text{ON}}\) and the intrinsic device delay \(\tau_{\text{D}}\) are a direct function of the virtual source carrier velocity \((v_{\text{inj}})\) and \(V_{\text{GS}}\). Where \(C_{\text{g}}\) is the gate capacitance, are two important metrics for performance comparison [17]. In 1-D ballistic FETs, \(I_{\text{ON}}\) and \(\tau_{\text{D}}\) are given by

\[
I_{\text{ON}} = \frac{C_{\text{g}} \cdot V_{\text{OD}} \cdot v_{\text{inj}}}{(C_{\text{g}} + V_{\text{OD}} \cdot v_{\text{inj}})}
\]

\[
\tau_{\text{D}} = (C_{\text{g}} \cdot V_{\text{OD}} / (C_{\text{g}} + V_{\text{OD}} \cdot v_{\text{inj}})).
\]

\(\text{SiGe Versus Si, } v_{\text{inj}}\) Comparison: In nFETs \(v_{\text{inj}}\) improves by \(\sim 1.07 \times\) for 90% Ge and \(C_{\text{D}} / W = 2\) [Fig. 3(a)]. For a given CD, the CB edge mismatch increases with increasing Ge% in the core, hence forming a deeper electron quantum well (EQW) in the Si shell (Fig. 1). The inversion charge preferably stays in this Si EQW, where electron velocity \((v_{\text{inj}})\) is higher than Ge [18]. As the CD increases, the EQW becomes thinner, and the inversion charge moves back to the slower SiGe core. This explains the oscillation in \(v_{\text{inj}}\) with shell thickness.
Fig. 4. Gate delay (τ_D) for different SiGe (a) nFETs and (b) pFETs. The fastest n-FET (90% Ge channel, C_D = 6 nm) is ∼2× faster than the fastest pFET (90% Ge channel, C_D = 6 nm). (c) I_ON in the 9 nm diameter SiGe channel pFETs improve by ∼2.5× after replacing SiO_2 by HfO_2.

reduction. Type B NWFETs show decreasing v_{ON}^{inj} with increasing Ge%. In pFETs a higher Ge% and reduction in Si-shell thickness improve v_{ON}^{inj} ∼1.2× compared to Si [Fig. 3(b)].

SiGe Versus Si, I_ON Comparison: In nFETs for 90% Ge with CD/W ∼2/3, the I_ON improves by ∼1.33 × [Fig. 3(c)] since the inversion charge is pushed inside the high velocity Si shell [18]. In pFETs, I_ON also shows an oscillatory nature for the same reason as v_{ON}^{inj}. The pFETs show improvement in I_ON with an increasing Ge% and CD [Fig. 3(d)]. This benefit can be attributed to the higher Ge% in the core (higher v_{ON}^{inj}) and very thin shell thickness (larger C_g). In pFETs, I_ON shows a dip when going from a pure Si channel to a SiGe channel [Fig. 3(d)], since the charge buildup is mostly inside the SiGe core (HQW, Fig. 1) which is buried under a thick Si shell, resulting in smaller C_g and hence smaller I_ON according to (7).

SiGe Versus Si, τ_D Comparison: The gate delay (τ_D) is determined by the interplay of the inversion charge buildup and its velocity in the channel. For nFETs, an improvement of ∼1.1× is observed for the 90% Ge core with C_D/W ∼70% [Fig. 4(a)]. In pFETs, the minimum τ_D is obtained for the devices with C_D/W ∼66% [Fig. 4(b)]. For pFETs, the maximum improvement is obtained for the 90% Ge core which has higher v_{ON}^{inj}. Thus, the core/shell structures can be designed to speed up both the n- and pFETs compared to their Si counterparts.

Comparison of SiGe n- and pFETs: The pFETs are ∼2× slower as compared to the nFETs (τ_n/τ_p ∼ 0.4/1.05) [Fig. 4(a) and (b)]. The pFETs can be enhanced by improving the gate control on the channel. This can be achieved in two ways: 1) by reducing the Si-shell thickness and 2) by using a high-κ gate dielectric material. I_D>V_{GS} simulation for three Ge% (90, 70, and 50) channels with no Si shell and 1.5-mm-thick HfO_2 as gate dielectric (EOT ∼ 0.3 nm, ε_r ∼ 21) has been performed. I_ON improves as much as ∼2.5×, bringing the pFET performance closer to the nFET, as shown in Fig. 4(c). However, this increases the fabrication complexity and the need for good NW/oxide interface quality [2].

IV. CONCLUSION

We have presented an improved experimentally benchmarked band structure model for both relaxed and strained SiGe structures. This model has been incorporated into a ToB transport model, and it has been used to study both n and p SiGe NWFETs. The design for 9-nm SiGe NWFETs is explained. The nFETs can be improved by ∼1.3× in I_ON and the pFETs by ∼1.37× compared to the Si FETs. Both n- and p-type SiGe FETs show an improvement of ∼1.2× over their Si counterparts in terms of gate delay for a high Ge% and an optimally thick Si shell. SiGe pFETs will require a thinner Si shell and a high-κ gate dielectric material to make them comparable to SiGe nFETs. Alloy and interface roughness scattering have been neglected in this study which are expected to reduce the channel currents.

ACKNOWLEDGMENT

The authors would like to thank nanoHUB.org for the computational resources and the reviewers for the useful comments.

REFERENCES