

1-1-1979

# Heterarchical Architectures for Parallel Processing of Digital Images

Adolfo Guzman

A. Zorrilla

Follow this and additional works at: [http://docs.lib.purdue.edu/lars\\_symp](http://docs.lib.purdue.edu/lars_symp)

---

Guzman, Adolfo and Zorrilla, A., "Heterarchical Architectures for Parallel Processing of Digital Images" (1979). *LARS Symposia*. Paper 269.

[http://docs.lib.purdue.edu/lars\\_symp/269](http://docs.lib.purdue.edu/lars_symp/269)

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact [epubs@purdue.edu](mailto:epubs@purdue.edu) for additional information.

Reprinted from

**Symposium on**

**Machine Processing of**

**Remotely Sensed Data**

**June 27 - 29, 1979**

The Laboratory for Applications of  
Remote Sensing

Purdue University  
West Lafayette  
Indiana 47907 USA

IEEE Catalog No.  
79CH1430-8 MPRSD

Copyright © 1979 IEEE  
The Institute of Electrical and Electronics Engineers, Inc.

Copyright © 2004 IEEE. This material is provided with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the products or services of the Purdue Research Foundation/University. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [pubs-permissions@ieee.org](mailto:pubs-permissions@ieee.org).

By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

# HETERARCHICAL ARCHITECTURES FOR PARALLEL PROCESSING OF DIGITAL IMAGES

ADOLFO GUZMAN AND A. ZORRILLA

Computer Science Department, IIMAS  
National University of MEXICO

A novel architecture is proposed, suitable for high-speed digital processing of LANDSAT and other pictures. The machine comprises a collection (20 to 100) of small active units, perhaps microprocessors, each of them performing a task on a subimage. The coordination between them is handled by a blackboard or dispatcher. This is a memory that contains addresses of tasks ready to be done, as well as destinations of the results of finished computations. The name "heterarchy" is used because there is no hierarchy of processors (active units).

The machine exhibits some form of graceful degradation, and is incrementally expandible.

The main components are: an image memory, where the image to be processed resides; the active units, which perform the work; the dispatcher or blackboard, which contains pointers to work yet to be done; and a universal bus that connects the machine to a general purpose computer, making it appear as a peripheral unit.

The machine is compared with a general purpose heterarchical machine.

The machine, if built, will enhance the data handling capabilities of the Proyecto P.R. at IIMAS-UNAM.

Key words: parallel computing; picture processing; heterarchy; graceful degradation; incrementally expandible; microprocessors.