June 2008

1/f noise of SnO2 nanowire transistors

Sanghyun Ju
Kyonggi Univ, Dept Phys

Pochiang Chen
University of Southern Calif

Chongwu Zhou
University of Southern Calif

Young-geun Ha
Northwestern University

Antonio Facchetti
Northwestern University

See next page for additional authors

Follow this and additional works at: http://docs.lib.purdue.edu/nanopub

Ju, Sanghyun; Chen, Pochiang; Zhou, Chongwu; Ha, Young-geun; Facchetti, Antonio; Marks, Tobin J.; Kim, Sunkook; Mohammadi, Saeed; and Janes, David B., '1/f noise of SnO2 nanowire transistors' (2008). Birck and NCN Publications. Paper 153.
http://docs.lib.purdue.edu/nanopub/153

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.
1/f noise of SnO2 nanowire transistors

Sanghyun Ju,1 Pochi-Chang Chen,2 Chongwu Zhou,2 Young-geun Ha,3 Antonio Facchetti,3 Tobin J. Marks,3 Sun Kook Kim,4 Saeed Mohammadi,4 and David B. Janes4(a)

1Department ofPhysics, Kyonggi University, Suwon, Kyonggi-Do 442-760, Republic of Korea
2Department of Electrical Engineering, University of Southern California, Los Angeles, California 90089, USA
3Department of Chemistry and the Materials Research Center, and the Institute for Nanoelectronics and Computing, Northwestern University, Evanston, Illinois 60208-3113, USA
4School of Electrical and Computer Engineering, and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, USA

(Received 25 April 2008; accepted 24 May 2008; published online 19 June 2008)

The low frequency (1/f) noise in single SnO2 nanowire transistors was investigated to access semiconductor-dielectric interface quality. The amplitude of the current noise spectrum (Sf) is found to be proportional to ID2 in the transistor operating regime. The extracted Hooge’s constants (aH) are 4.5 × 10−2 at Vds = 0.1 V and 5.1 × 10−2 at Vds = 1 V, which are in general agreement with our prior studies of nanowire/nanotube transistors characterized in ambient conditions. Furthermore, the effects of interface states and contacts on the noise are also discussed. © 2008 American Institute of Physics. [DOI: 10.1063/1.2947586]

Building integrated nanowire transistors (NWTs) and complementary circuits using semiconductor nanowires have recently become an emerging device technology with great potential for digital and analog circuits, flexible and transparent display/communication technologies, and chemical/gas sensor elements.1–3 The NWTs are attractive because of several unique and interesting features: (i) high performance transistor characteristics, especially enhanced field-effect mobility compared to the bulk mobility for the same semiconductor, (ii) optical transparency and mechanical flexibility, (iii) low-temperature processing (e.g., device fabrication on plastic and polymer substrates), and (iv) high-sensitivity gas/chemical sensing capabilities. Among the several known semiconducting NW materials, SnO2 NWs have been shown to be an excellent candidate for integrating into high performance thin film transistors (TFTs), flexible and transparent NWTs, and gas sensors.4–7 SnO2 with a tetragonal crystal structure (lattice parameters a = 4.737 Å and c = 3.185 Å) is an excellent candidate for novel electronic devices thanks to the wide band gap of 3.6 eV and a high surface-to-volume ratio.8,9 Applications include integrating high-performance TFTs, flexible and transparent NWTs, and gas sensors.4–7 However, in order to optimize transistor performance even further, it is important to understand the NW transport characteristics and to control the semiconductor-dielectric interface properties in these NW-based devices. In this study, we report on the fabrication and performance of SnO2 nanowire/self-assembled nanodielectrics (SAND) transistors and examine the quality of the device interfaces using the low frequency (1/f) noise measurement.

Figure 1 shows the cross section of the SnO2/SAND NWT structure. Deposition and patterning of the indium tin oxide (ITO) gate electrode was followed by deposition of a gate insulator consisting of layers periods of a SAND layer-by-layer molecular structure with a total thickness of 15 nm. Details of this self-assembly procedure SAND have been reported previously.10,11 The SnO2 nanowires were synthesized on a SiO2/Si substrate covered with 10 nm gold nanoparticles, using a process performed in Ar with a trace of oxygen and employing laser ablation from a Sn target (99.99%, Alfa-Aesar). Details of the synthesis procedure have been described previously.12 Based on subsequent imaging by field-emission scanning electron microscope (FE-SEM), the average diameter and length of the NWs are 10–50 nm and over 10 μm, respectively. The NWs were deposited from solution onto the surface. The FE-SEM imaging was employed to determine the number of nanowires between the source and drain contacts in each device, as shown in the inset of Fig. 1; the representative device reported in this study contains a single SnO2 NW. The spacing between Al source and drain electrodes is ~1.5 μm. To optimize the transistor characteristics, in terms of on-current, threshold voltage, subthreshold slope and on-off ratio,13 an ozone treatment (2 min) was performed after deposition and patterning.

**FIG. 1.** (Color online) Thin-film NWT geometry with an ITO bottom gate and an organic SAND as the gate insulator. Electron micrograph of single SnO2 nanowire between Al source/drain contacts in this device.
of the source-drain contacts, modifying the unmetallized surfaces of the nanowires. Low frequency noise \((1/f)\) characteristics were then measured in ambient using a SR 570 current amplifier and a HP 3561 A dynamic signal analyzer.

Figure 2(a) shows the measured drain current versus gate-source voltage \((I_{ds}-V_{gs})\) characteristics on both linear and semilog scales for a representative SnO\(_2\) NWT. The device exhibits a subthreshold slope \((S)\) of \(-0.3\ \text{V/decade},\) an on-off current ratio \((I_{on}/I_{off})\) of \(10^6\), and a threshold voltage \((V_{th})\) of \(-1.9\ \text{V}.\) In the low frequency regime, the device exhibits a subthreshold slope \(1.15.\)

According to Hooge’s empirical model, the \(1/f\) noise can be expressed by

\[
S_f(\omega) = \frac{\alpha_H \times I_d^2}{f \times N},
\]

where \(\alpha_H\) is the Hooge’s constant, \(I_d\) is the drain current, and \(N\) is the total number of carriers in the NWT channel. The equilibrium charge in the case of strong inversion or strong accumulation, when \(V_{gs}\) exceeds \(V_{th}\), is given by

\[
Q_N = Nq \equiv -C_i(V_{gs} - V_{th}),
\]

where the calculated gate-to-channel capacitance \((C_i)\) is \(-1.593 \times 10^{-16}\ \text{F}.\) Combining Eqs. (1) and (2), the current noise power spectrum in strong inversion regime can be calculated via Eq. (3).

\[
S_f = \frac{AI_{ds}^\beta}{f} = \frac{q\alpha_H I_d^2}{|V_{gs} - V_{th}|C_i f}
\]

\[(\text{where } 1/A = C_i/q\alpha_H |V_{gs} - V_{th}| = N/\alpha_H).\]

In order to investigate the source of the \(1/f\) noise, \(S_f\) at 100 Hz and the normalized square of the drain current \(I_{ds}^2(V_{gs}-V_{th})\) are plotted versus gate voltage in Figs. 4(a) and 4(b), for gate-source biases of 0.1 and 1.0 V, respectively. Since the carrier concentration should be proportional to \((V_{gs}-V_{th}),\) the \(I_{ds}^2\) is effectively normalized to the carrier concentration in the NW. Figures 4(a) and 3(d) show that the noise amplitude is approximately proportional to the normalized \(I_{ds}^2,\) which is similar to that reported for one dimensional carbon nanotube transistors (CNTs) and ZnO NWTs. The gate bias dependence of the \(1/f\) noise amplitude calculated from Eq. (3) is in excellent agreement with our experimental data.

From the experimental data and Eq. (3), \(\alpha_H\) values of 4.5 \times 10^{-2} and 5.1 \times 10^{-2} are calculated at \(V_{ds}=0.1\) and 1 V, respectively. The similar \(\alpha_H\) values verify that gate dependence at the device is more affected by excess noise than drain dependence. Reported \(\alpha_H\) value for nanowire/nanotube transistors include CNT \((\alpha_H \approx 9.3 \times 10^{-3})\) and ZnO NWTs.
which contact effects play a relatively small role in the overall transport. In this case, carrier populations in the channel are modulated by trapping-detrapping processes involving charges in the oxide and interface traps. While it is difficult to draw quantitative comparisons between these two effects, or between surface/interfacial state effects in devices employing various material systems and nanowire diameters, the relative effects of interface states appear to be comparable to those in previous studies.

In conclusion, high performance SnO$_2$/SAND NWTs were fabricated, and the interface quality of SAND-based SnO$_2$ NWTs was examined by low frequency noise measurement. The $1/f$ noise results show expected dependences on gate bias and channel current, with measured values for $\alpha_H$ of $4.5 \times 10^{-2}$ at $V_{ds} = 0.1$ V and $5.1 \times 10^{-2}$ at $V_{ds} = 1$ V. The SAND dielectric and various surface treatments and annealing steps were employed in order to reduce the interface state densities, and therefore, to achieve acceptable noise densities.

This work was supported in part by the NASA Institute for Nanoelectronics and Computing (NCC 2-1363) and by the National Science Foundation under NIRT Grant No. ECE-0506802.

---

$\alpha_H \sim 5 \times 10^{-3}$ measured in ultrahigh vacuum (UHV),\textsuperscript{15,16} and ZnO NWTs measured in air (2–4$\times$ increase with respect to UHV).\textsuperscript{16} Another study on ZnO NWTs showed the use of the SAND dielectric resulted in a reduced $\alpha_H$ value with respect to that of devices with a SiO$_2$ gate dielectric.\textsuperscript{17} The $\alpha_H$ of SAND-based SnO$_2$ NWT is comparable to the prior reported values for NWTs in ambient. In the present study, the ozone treatment is believed to greatly reduce the surface/interface state density, as evidenced from improvements in subthreshold slope. The ozone postannealing process is believed to improve the nanowire-metal interface, lowering the Schottky barrier. These factors are both expected to reduce the $1/f$ noise with respect to untreated devices.

The $1/f$ noise in a NWT may contain contributions from (i) excess noise in the metal-nanowire Schottky barrier and (ii) interaction of carriers with charges associated with oxide charges, interface traps, and mobile ions, which can be modified by ambient conditions. In the first case, the room-temperature charge-transport mechanism is governed by thermionic emission and/or tunneling, e.g., by thermionic-field emission, through the source contact, as illustrated in Fig. 3(b). The barrier is primarily modulated by gate voltage, but can also be modulated by the fluctuation of surface charge near the interface and charge density of trap centers located in the space charge region. The resulting fluctuations in the barrier lead to a fluctuation in the current flowing in the channel. The second case is the one typically considered in metal-oxide-semiconductor field-effect transistors in which contact effects play a relatively small role in the overall transport. In this case, carrier populations in the channel are modulated by trapping-detrapping processes involving charges in the oxide and interface traps. While it is difficult to draw quantitative comparisons between these two effects, or between surface/interfacial state effects in devices employing various material systems and nanowire diameters, the relative effects of interface states appear to be comparable to those in previous studies.

In conclusion, high performance SnO$_2$/SAND NWTs were fabricated, and the interface quality of SAND-based SnO$_2$ NWTs was examined by low frequency noise measurement. The $1/f$ noise results show expected dependences on gate bias and channel current, with measured values for $\alpha_H$ of $4.5 \times 10^{-2}$ at $V_{ds} = 0.1$ V and $5.1 \times 10^{-2}$ at $V_{ds} = 1$ V. The SAND dielectric and various surface treatments and annealing steps were employed in order to reduce the interface state densities, and therefore, to achieve acceptable noise densities.

This work was supported in part by the NASA Institute for Nanoelectronics and Computing (NCC 2-1363) and by the National Science Foundation under NIRT Grant No. ECE-0506802.