Purdue University Purdue e-Pubs

Other Nanotechnology Publications

Birck Nanotechnology Center

4-1-2008

Optimization of Gate Leakage and NBTI for Plasma-Nitrided Gate Oxides by Numerical and Analytical Models

Ahmad Ehteshamul Islam Purdue University - Main Campus, aeislam@gmail.com

Souvik Mahapatra *IIT-Bambay,* souvik@ee.iitb.ac.in

Muhammad A. Alam Birck Nanotechnology Center, School of Electrical and Computer Engineering, Purdue University, alam@purdue.edu

Follow this and additional works at: http://docs.lib.purdue.edu/nanodocs

Islam, Ahmad Ehteshamul; Mahapatra, Souvik; and Alam, Muhammad A., "Optimization of Gate Leakage and NBTI for Plasma-Nitrided Gate Oxides by Numerical and Analytical Models" (2008). *Other Nanotechnology Publications*. Paper 84. http://docs.lib.purdue.edu/nanodocs/84

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.

Optimization of Gate Leakage and NBTI for Plasma-Nitrided Gate Oxides by Numerical and Analytical Models

Ahmad Ehteshamul Islam, *Student Member, IEEE*, Gaurav Gupta, Khaled Z. Ahmed, *Senior Member, IEEE*, Souvik Mahapatra, *Member, IEEE*, and Muhammad Ashraful Alam, *Fellow, IEEE*

Abstract—Reduction in static-power dissipation (gate leakage) by using nitrided oxides comes at the expense of enhanced negative-bias temperature instability (NBTI). Therefore, determining the nitrogen content in gate oxides that can simultaneously optimize gate-leakage and NBTI degradation is a problem of significant technological relevance. In this paper, we experimentally and theoretically analyze wide range of gate-leakage and NBTI stress data from a variety of plasma-oxynitride gate dielectric devices to establish an optimization scheme for gate-leakage and NBTI degradation. Calculating electric fields and leakage current both numerically and using simple analytical expressions, we demonstrate a design diagram for arbitrary nitrogen concentration and effective oxide thickness that may be used for process and IC design.

Index Terms—Gate leakage, negative-bias temperature instability (NBTI), optimization, plasma-oxynitride dielectric, quantummechanical (QM) effects, reaction–diffusion (R-D) model.

I. INTRODUCTION

O VER THE last few decades, aggressive scaling in transistor dimensions has resulted in dramatic improvement in IC performance [1]. Before the introduction of 130-nm technology node, SiO₂ (with little or no nitrogen) was used as a gate dielectric, and such pure SiO₂ offered excellent interfacial properties with Si substrate [1]–[3]. However, as the dielectric thickness were scaled below 2 nm, higher staticpower dissipation (due to increase in gate leakage [1]–[4]) and increased flatband voltage (due to boron penetration from p+ poly-Si to PMOS substrate [2]–[4]) necessitated the use of dielectrics other than pure SiO₂. Different high- κ dielectrics were proposed to replace SiO₂ [2]. Of these, oxynitride dielectrics appeared to be the near-term alternative, offering convenient processing and better reliability as compared to other high- κ counterparts [2]–[4].

A. E. Islam and M. A. Alam are with the Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA (e-mail: aeislam@purdue.edu).

K. Z. Ahmed is with the Front End Products Group, Applied Materials, Inc., Sunnyvale, CA 95054-8039 USA.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2008.919545

The advantages of oxynitride gate dielectric (namely, lower gate leakage and resistance to boron penetration), however, is counterbalanced by its poorer reliability characteristics. Of particular concern is the degradation mechanism known as negative-bias temperature instability (NBTI). NBTI occurs mainly in PMOS devices under negative-voltage stress and is enhanced by inclusion of nitrogen in gate dielectrics [4]–[11]. In general, numerous studies have established the importance of the nitrogen spatial profile in dictating the boron penetration and NBTI characteristics [4], [5], [12], [13]. Such studies show that reduction of both NBTI and boron penetration requires a nitrogen profile having (comparatively) lower nitrogen near substrate-dielectric interface (for optimum NBTI) and higher nitrogen near gate-dielectric interface (for reduced boron penetration). Plasma nitridation with decreasing nitrogen concentration from poly-Si/dielectric interface to substrate/dielectric interface, therefore, became an ideal choice [5], [12], [14] for oxynitride gate dielectrics. Adjustment of nitrogen profile within the dielectric of devices having plasma-nitrided oxide (PNO) ensures improved device performance in terms of boron penetration and NBTI, even down to an effective oxide thickness (EOT) of 1.1 nm [12], [13].

1

Thus, among the three design considerations (gate leakage, boron penetration, and NBTI) for PNO devices, several studies reported the gate leakage versus boron penetration [2]-[4] and boron penetration versus NBTI [4], [5], [12], [13] issues. However, the remaining, and perhaps equally important, optimization of gate leakage and NBTI (the topic of this paper) has never been considered. Indeed, reduction of gate leakage under certain limit necessitates a minimal nitrogen concentration [3], [15]–[18], but whether such nitrogen concentration keeps NBTI within a desired limit (so that device lifetime meets the required criteria) has never been investigated. In this paper (an extension of our previous conference paper [9]), we perform a quantitative analysis of leakage/NBTI tradeoff (as a function of nitrogen concentration) to address the question whether cooptimization of gate leakage/NBTI is possible at any nitrogen concentration. To achieve this objective, we perform the following:

- 1) measure gate leakage (current density, J_G) and delay-free NBTI over broad range of nitrogen concentration;
- model gate leakage as a function of oxide thickness and nitrogen concentration by calibrating measurements with detailed numerical simulation [19] and physically based analytical expression;

Manuscript received June 26, 2007; revised January 4, 2008. This work was supported in part by Applied Materials, by Taiwan Semiconductor Manufacturing Corporation, by Renesas Technologies, and by Semiconductor Research Corporation. The review of this paper was arranged by Editor J. Suehle.

G. Gupta and S. Mahapatra are with the Department of Electrical Engineering, Indian Institute of Technology, Bombay 400 076, India.

- model NBTI degradation within a theoretically consistent framework of reaction–diffusion (R-D) model [9], [20] by taking into account the voltage, temperature, and frequency dependences of NBTI;
- establish a compact analytical approach for predicting transverse electric field in MOS structures, useful for analyzing NBTI degradation;
- 5) construct a design diagram for cooptimization of J_G and NBTI for arbitrary nitrogen concentration and EOT combinations.

Based on this study, we conclude that, although there is no optimum nitrogen concentration (%N) that simultaneously reduces both gate leakage and NBTI, the reduction in J_G at NBTI limited %N can be significant and would reduce power dissipation without affecting NBTI margin.¹

II. EXPERIMENTAL DETAIL

Sample preparation for devices used in this paper are discussed in detail in [13] and [15] and will not be repeated here. Physical thickness $(T_{\rm PHY})$ and %N for the PNO samples are determined using X-ray Photoelectron Spectroscopy (XPS) [21] with repeatability better than 3% and 2% for $T_{\rm PHY}$ and %N, respectively [15]. For each sample, we measure the gate capacitance (C_G) and J_G at different gate voltage (V_G) . This is followed by NBTI-degradation measurement at various stress condition (voltage and temperature) using no-delay on-the-fly I_{DLIN} technique [22], [23]. For a given stress voltage $(V_{G,\text{stress}})$ and stress temperature (T_{stress}) , we estimate the threshold-voltage degradation (ΔV_T) using² $\Delta V_T(t) = |I_{\text{DLIN}}(t_0) - I_{\text{DLIN}}(t)| / |I_{\text{DLIN}}(t_0)|^* |V_{G,\text{stress}} V_{T0}$; where $I_{DLIN}(t)$ is the drain-current measured at time t (at $V_{\rm DS} \sim 50$ mV), V_{T0} is the prestress threshold voltage, and t_0 (= 1 ms) is the delay between initiation of stress and the first reading of the drain-current (time-zero delay [25], [26]). As shown in [11] and [26], use of $t_0 \sim 1$ ms introduces negligible error in degradation estimation for the devices under study (having dominant interface-trap generation [11]), provided that the stress time (t_{stress}) is greater than ~ 1 s.

III. GATE LEAKAGE

A. Estimation of Device Model Parameters

Leakage analysis involving MOS structures first necessitates the determination of approximately nine model parameters that characterizes the gate dielectric. These parameters and the measurements (C_G-V_G , J_G-V_G) necessary for extracting them are summarized in Table I. We use quantum–mechanical (QM) analysis (multisubband electron/hole quantization, wavefunction penetration within the dielectric, and polydepletion features are used in this paper) [19] of experimental C_G-V_G and J_G-V_G characteristics to extract these parameters. Excellent

TABLE I MODEL PARAMETERS USED FOR CHARACTERIZING MOS STRUCTURES

Symbol	Definition	Extracted From
EOT	Effective Oxide Thickness	C_G - V_G
V_{FB}	Flat-band voltage	C_G - V_G
\mathcal{E}_{di}	Relative dielectric constant for the dielectric (= $\varepsilon_{SiO2}T_{PHY}$ / <i>EOT</i> ; where ε_{SiO2} is the relative dielectric constant for SiO ₂)	C_G - V_G
N _{sub} , N _{poly}	Substrate and poly-gate doping (assumed uniform)	C_G - V_G
m _{di}	Carrier effective mass within dielectric	J_G - V_G
E _{g,di}	Dielectric band-gap	J_G - V_G
$\phi_{be,}\phi_{bh}$	Electron and hole barrier height at the substrate- dielectric interface	J_G - V_G



Fig. 1. Experimental (a) $C_G - V_G$ and (b) $J_G - V_G$ curves (in inversion region) for a few SiON devices fitted using QM simulation [19].

agreement between experiment and QM simulation similar to that shown in Fig. 1 is obtained for each sample used in this paper.

B. Variation of Parameters With %N

The procedure of parameter extraction discussed in the previous section can now be repeated to extract the nine model parameters for oxides with various %N. Devices considered in this paper have $T_{\rm PHY}$ of 1.6–1.7 nm, EOT of ~1.3 nm, and $N_{\rm sub}$ of ~3 × 10¹⁷ cm⁻³. Nitrogen dose for PNO samples is varied from ~1.25 × 10¹⁵ - ~2.5 × 10¹⁵ cm⁻². For all the

¹We have ignored boron penetration in this paper, which is shown to be negligible for EOT ≤ 1.1 nm [12], [13].

²Thus, estimated ΔV_T ignores the necessary mobility and *m*-factor corrections [24]. Therefore, the reported lifetime, field acceleration, and safe operating condition (see Section IV) should be interpreted as a qualitative illustration for NBTI-leakage optimization.



Fig. 2. Variation in $|\Delta V_{\rm FB}|$ for PMOS SiON samples, neglecting the boron-penetration effect.

NMOS samples, $N_{\rm poly}$ is ~8.5 × 10¹⁹ cm⁻³ and $V_{\rm FB}$ is ~1.0 V. For PMOS PNO samples, $N_{\rm poly}$ is ~(5.5 ± 0.5) × 10¹⁹ cm⁻³ and $V_{\rm FB}$ is ~0.9 ± 0.1 V; both $N_{\rm poly}$ and $V_{\rm FB}$ are found to decrease with increasing %N (consistent with the assessment in [27]). Finally, due to boron-penetration effect in pure SiO₂ samples, higher $V_{\rm FB}$ (~1.21 V) is estimated. Our analysis shows that the boron-penetration effect also reduces $N_{\rm poly}$ for pure SiO₂ samples to ~10¹⁹ cm⁻³ near polydielectric interface from its bulk value of ~10²⁰ cm⁻³. As we are neglecting the boron-penetration effect for simplicity, we can approximate $|V_{\rm FB}|$ for the samples as

$$V_{\rm FB} = \pm \frac{k_B T}{q} \ln \frac{N_{\rm sub} N_{\rm poly}}{n_i^2} + V_{\rm FB(cor)} + \Delta V_{\rm FB}.$$
 (1)

The first term in (1) represents the standard semiclassical approximation of flatband voltage for poly-Si gate NMOS/PMOS (-/+) structures (where q and n_i are electron charge and intrinsic carrier concentration, respectively), which was previously used in [28]. Second term ($V_{\rm FB(cor)} = -0.04$ and 0.05 V for NMOS and PMOS devices, respectively) indicates the correction needed to match with $V_{\rm FB}$ obtained from QM simulation [19]. Moreover, the last term $\Delta V_{\rm FB}$ takes into account the contribution from interfacial charges at the poly-Si/oxynitride dielectric interface [27]. For NMOS samples, $\Delta V_{\rm FB}$ is ~ 0.057 V; whereas for PMOS samples, $\Delta V_{\rm FB}$ is negative and $|\Delta V_{\rm FB}|$ increases with %N (see Fig. 2).

The variation of remaining device parameters ε_{di} , m_{di} , $E_{q,di}$, and ϕ_{be} are shown in Fig. 3. Here, the parameters for Si₃N₄ $(57.1\% \text{ N}_2 \text{ dose with } \phi_{\text{be}} = 2.1 \text{ eV}, E_{g,\text{di}} = 5.1 \text{ eV}, \varepsilon_{\text{di}} = 7.6,$ and $m_{\rm di} = 0.23 \sim 0.28$) are obtained from [3], [16]–[18]. The error bars indicate the variation in model parameters expected due to ± 0.5 Å error in $T_{\rm PHY}$ measurement by XPS. These parameters show an approximately quadratic dependence on N ($\varepsilon_{\rm di}$, $m_{\rm di}$, $E_{g,{\rm di}}$, $\phi_{\rm be} \propto a + b(N) + c(N)^2$; where the constants a, b, and c for each parameter are shown in Fig. 3). This quadratic trend contradicts with the linear variation typically used in the literature [3], [15]–[18] and requires some discussion. The origin of the "linear approximation" can be traced to the work of Brown et al. [29], where they measured $\varepsilon_{\rm di}$ for different oxynitride devices (along with devices having SiO₂ and Si₃N₄ dielectric) and later estimated % N by assuming linear variation of ε_{di} from SiO₂ to Si₃N₄. Referring



Fig. 3. Quadratic variation of (a) ε_{di} , m_{di} , (b) $E_{g,di}$, ϕ_{be} with % N (0% for SiO₂, 57.1% for Si₃N₄) for samples having EOT ~ 1.3 nm. Here, ε_0 is free-space dielectric constant, and m_0 is mass of electron. The error bar shows the variation in model parameters expected due to ± 0.5 Å error in measurement of $T_{\rm PHY}$ by XPS. Dashed line in (a) plots the variation of $\varepsilon_{\rm di}$ versus % N, based on (3).

(directly or indirectly) to this work by Brown *et al.*, the authors in [3], [15]–[18] used linear dependence of ε_{di} and other parameters without any additional proof.

For a physical interpretation of the variation of ε_{di} , $E_{g,di}$, and ϕ_{be} with %N, we consider the oxynitride as a uniform pseudobinary alloy, i.e., $SiO_aN_b = (Si_3N_4)_x(SiO_2)_{1-x}$ [30], [31] that satisfies the stoichiometry (i.e., 2a + 3b = 4) requirement. Thus, percentage atomic concentration (uniform) of [O] and [N] can be expressed as

$$\% N = \frac{4x}{3+4x} \times 100 \quad \% O = \frac{2-3x}{3+4x} \times 100 = \frac{400-7(\% N)}{6}.$$
 (2)

Using (2) and following similar steps as reported in [31], we obtain

$$\varepsilon_{\rm di} = \varepsilon_{\rm SiO_2} \frac{4 - 7n_a}{4 + 2n_a} + \varepsilon_{\rm Si_3N_4} \frac{9n_a}{4 + 2n_a} \tag{3}$$

where $n_a = \% N/100$ is the atomic fraction of [N] within the oxynitride. Dashed line in Fig. 3(a) plots of ε_{di} versus uniform % N based on (3). Observed nonlinearity of this plot contradicts the linear variation used in [3], [15]–[18] even for uniformly dosed nitrided dielectric. Now, the plasma-nitrided samples studied in this paper have [N] peak near polygate [13], [15], [21]. The XPS measurement of % N for these samples, therefore, overestimates % N in the film [21]. Such overestimation explains the observed discrepancy between the dashed line in Fig. 3(a) (based on (3) for uniformly dosed sample) and our experimental values (fitted solid line in Fig. 3(a) for ε_{di} versus % N). Similar overestimation of % N, by assuming % N equals peak [N] value, also gave identical shape for ε_{di} versus % N



Fig. 4. J_G at V_G versus %N for NMOS devices at different EOT (symbols: QM simulation; lines: analytical approach). The error bar at EOT = 1.2 nm indicates J_G variation expected due to ± 0.5 Å error in $T_{\rm PHY}$, which is negligible up to 30% of N₂ dose.

in [32]. Moreover, as $E_{g,di}$ (hence, ϕ_{be}) $\propto 1/\varepsilon_{di}$, quadratic relation for ε_{di} versus %N [from Fig. 3(a)] also results similar relation for $E_{g,di}$ (hence, ϕ_{be}) versus %N [in Fig. 3(b)]. Thus, consideration of oxynitride as a pseudobinary alloy, along with overestimation of %N for PNO samples using XPS setup, explains the observed "quadratic dependence" of parameters in Fig. 3. If overestimation of %N were a bit smaller (i.e., for a more uniform profile compared to PNO), one could also have observed an approximately "linear dependence" of parameters with %N. Hence, we identify variation (linear or quadratic) of ε_{di} , m_{di} , $E_{g,di}$, and ϕ_{be} to be sample-specific, which also depends on the measurement setup being used.

C. Gate-Leakage Variation

Using the explicit dependences of device parameters on %N(from previous section), we can predict the gate-leakage variation (at a particular V_G) for both NMOS and PMOS devices at different EOT. Assuming that change in EOT does not affect characteristics of the PNO film (i.e., PNO with any N2 dose has similar properties irrespective of EOT),³ we have done QM simulation [19] to obtain gate-leakage variation (e.g., Fig. 4 shows J_G at $V_{DD,ITRS}$ [1] for different EOT) as a function of %N and EOT for NMOS transistors. We also observe that, for similar absolute gate voltage ($|V_G|$), PMOS gate leakage is lower than that of NMOS for N_2 dose less than ${\sim}20\%{-}25\%,$ consistent with the findings in [15]. The error bar in Fig. 4 at EOT = 1.2 nm indicates J_G variation expected due to ± 0.5 Å error in $T_{\rm PHY}$, which is observed to be negligible up to 30% N₂ dose. Furthermore, Fig. 4 does not indicate a minima in gate leakage as %N is varied, which is in contradiction to the predictions in [15], [16], and [18]. As stated in [16] and also verified by us, existence of minima is a direct consequence of the value of the device parameters ($\varepsilon_{\rm di}, m_{\rm di}, E_{g,{\rm di}}$, and $\phi_{\rm be}$) used for Si₃N₄, hence, should not be considered as a property for oxynitride samples.

In sum, the gate-leakage study performed in this section indicates a well-known reduction in leakage with increase in %N for devices having similar EOT, with no existence of minima in the variation. To make this gate-leakage study more realistic, one should refine it using appropriate nitrogen-profile information (for example, [5]), thus taking into account the EOT dependence on the parametric variation shown in Fig. 3.

IV. NBTI DEGRADATION

We now consider the second aspect of our optimization problem, namely, the NBTI degradation, which has become an important reliability concern for technology nodes using EOT below 2 nm [7], [10], [20], [33]–[36]. NBTI describes the temperature-accelerated degradation in PMOS devices when it is stressed with negative gate voltage. The origin of NBTI degradation has been discussed extensively since the late 1990s, and for devices with SiO₂ and plasma-oxynitride gate dielectric, the following has been reported.

- NBTI degradation results mainly from depassivation of Si–H bonds at the Si/dielectric interface (leading N_{IT} generation) and resultant diffusion of hydrogen species into gate dielectric and poly-Si. R-D model is used to interpret such NBTI degradation [9]–[11], [20], [23], [33], [34], [37], [38].
- 2) At long stress time (t > 1 s), interface-trap generation (ΔN_{IT}) is governed by the classical (Arrhenius activated) diffusion of molecular hydrogen (H₂) [9]–[11], [20], [23], [33], [37], [38] and can be estimated as [9], [20], [23], [38]

$$\Delta N_{\rm IT} \sim \left(\frac{k_f N_0}{k_r}\right)^{2/3} (D_{H2}t)^n. \tag{4}$$

In (4), $k_f \sim E_c \exp(\gamma E_{\rm ox}) \exp(-E_F/k_B T_{\rm stress})$ is Si-H bond breaking rate (governed by hole-assisted field-enhanced dissociation of Si-H [9], [20]), $k_r \sim$ $\exp(-E_R/k_BT_{\text{stress}})$ represents Si-H bond annealing rate (due to back-diffusion of hydrogen species toward Si/dielectric interface), N_0 is Si–H bond density available before stress, $D_{H2} \sim \exp(-E_D/k_B T_{\text{stress}})$ is diffusion coefficient for H_2 , and n is the power-law time exponent for NBTI degradation (having values $\sim 1/6$ [9], [10], [20], [23], [37], [38], supported by H_2 diffusion in R-D framework [20], [33], [38]). In NBTI for PMOS at inversion, electric field due to mobile carriers (E_c) can be estimated by excluding the depletion-charge contribution (E_{dep}) from total electric field (E_{ox}) , whereas in NBTI for NMOS at accumulation E_c equals E_{ox} . Among other parameters, E_F , E_R , and E_D are the activation energies for field-independent part of k_f , k_r , and D_{H2} , respectively, and field-acceleration factor (γ) is expressed as

$$\gamma = \gamma_T + a/k_B T_{\rm stress} \tag{5}$$

where γ_T is a factor coming from hole-tunneling toward interface traps and *a* is effective dipole moment [9], [20].

³This is a very crude assumption and reflects a lack of knowledge of detailed %N profile within the film. With more information regarding nitrogen profile for all PNO samples (for example, [5]) becomes available, our results can be refined. Therefore, we believe that, due to such assumptions involved in this analysis, our approach should be used as a guideline and not as an absolute reference for design optimization.

$$\Delta V_T = A^* \text{EOT}^* (E_c)^{2/3} \exp\left(\frac{2\gamma E_{\text{ox}}}{3}\right) \exp\left(\frac{-nE_{\text{D1}}}{k_B T_{\text{stress}}}\right) t^n \quad (6)$$

where $C_{\rm di}$ is the dielectric capacitance and $nE_{\rm D1} = nE_D + 2/3(E_F - E_R)$. Thus, overall activation energy for ΔV_T can be written as

$$E_A \equiv nE_D + 2/3(E_F - E_R - aE_{\rm ox}) = nE_{\rm D1} - (2/3)aE_{\rm ox}.$$
 (7)

 NBTI degradation is independent of frequency for ac NBTI degradation, which is shown both theoretically [39], [40] and experimentally for wide frequency range [41], [42].

In addition, there are other types of devices where hole trapping (detrapping) to (from) preexisting defects also plays significant role in NBTI degradation [11], [25], [43]. These devices, mostly having thick dielectric with high N_2 near interface [11], also show frequency dependence in measured ac NBTI degradation [25], [43]. As we focus our analysis on PNO samples having less N_2 near interface, we ignore such hole trapping/detrapping in our analysis. In principle, the presented optimization scheme can be more generalized for any oxynitride devices by treating hole trapping/detrapping using appropriate models (e.g., [11], [20], [25], [43]).

A. Calculation of Electric Fields

As evident from (6), estimation of electric fields ($E_{\rm ox}$ and E_c) are critical in NBTI-degradation analysis for various EOT and %N. Experimentally, one could integrate measured C_G-V_G from $V_{\rm FB}$ to V_G to determine total charge within the substrate ($Q_{\rm sub}$) and, hence, calculate $E_{\rm ox}({\rm at} V_G) = Q_{\rm sub}/\varepsilon_{\rm SiO_2}$, which equals E_c for NMOS in accumulation; while for PMOS in inversion, E_c could be calculated using $C_G(V_G - V_T)/\varepsilon_{\rm SiO_2}$. However, this direct method is difficult to apply in oxides with EOT less than 2.0 nm that have high gate leakage, where one must either use specialized test structures for measuring C_G-V_G [44] or use a reconstruction algorithm to correct the leakage-contaminated C_G-V_G [45] data. Moreover, high gate leakage for oxynitrides with EOT lower than ~1.2-nm loads the C-V analyzer and makes the C_G measurement more difficult.

For such thin oxides, therefore, an analytical approach is better suited in predicting $E_{\rm ox}$ and E_c for a particular technology node using known values of EOT, $N_{\rm sub}$, $N_{\rm poly}$, and % N. A flowchart for such calculation (for inverted PMOS substrate with negative V_G) is shown in Fig. 5, where valence-band tip at the substrate/dielectric interface is used as energy reference, and charge centroids are determined from the same interface. Our approach is similar to the algorithm proposed in [46]. The results using such fast algorithm is in excellent agreement with more detailed QM C-V simulation [19] (Fig. 6).⁴



Fig. 5. Flowchart for electric fields calculation (from $|V_G|$) in PMOS inversion. Reverse calculation (electric field to $|V_G|$) is also possible. A similar calculation can also be done for NMOS devices. The notations used here are given as follows (QM notations are discussed extensively in [19], [46], and [47]): $\varepsilon_{\rm Si}$ is the dielectric constant for Si; $\varphi_{F({\rm bulk})}$ is the Fermi-level position in the bulk of the substrate (with respect to the midgap); φ_S is the surface potential; φ_{dep} is the depletion charge contribution to φ_S ; $|(E_F - E_V)_{bulk}|$ is the difference between the valence band and the Fermi level in the substrate bulk; V_{poly} is the voltage drop in poly-Si; N_D^+ , N_s , N_{inv} , and N_{dep} are the concentrations of the ionized donor, substrate charge, inversion charge, and depletion charge, respectively; E_{FS} is the substrate Fermi level; E_{ij} is the eigen-energy for the *j*th subband in the *i*th valley within the potential well formed near the substrate/dielectric interface (for PMOS device in inversion, only the subbands of the heavy hole valleys are considered); N_{ij} and z_{ij} are the charge concentration and charge centroid in eigen-state E_{ij} ; $m_{\text{dos},i}$ is the density-of-state effective mass for the *i*th valley; and z_{avg} is the average inversion layer thickness.

B. NBTI Model Parameters

Determination of device information and electric field enables us to use (5)–(7) in estimating NBTI model parameters (A, γ , γ_T , a, E_{D1} , n) for pure SiO₂ and PNO samples by

⁴Both analytical and QM simulation also predicts negligible change in $E_{\rm ox}$ under change in temperature at a particular V_G . Therefore, electric field calculated at a particular temperature can be used for reliability predictions at any other temperature.



Fig. 6. Electric field versus gate-voltage relation obtained using analytical approach of Fig. 5 (symbols) are in agreement with that obtained from QM simulation (lines).



Fig. 7. Voltage-dependent NBTI stress data (taken at 125 °C) fitted using (6) enables one to estimate A, γ , and n for a device ($E_{D1} \sim 0.9$ eV assumed, see Section IV-C). Lifetimes (t_1, t_2, t_3, t_4) at different stress voltages (V_1, V_2, V_3, V_4) and safe operating voltage (V_{safe}) can also be determined, as discussed in Section IV-D.

fitting ΔV_T measured at various $V_{G,\text{stress}}$, T_{stress} . For example, using (6) one can use voltage-dependent stress data (at fixed T_{stress}) to obtain A, γ , n (Fig. 7), or temperature-dependent stress data (at fixed $V_{G,\text{stress}}$) to obtain n, E_A at $V_{G,\text{stress}}$ [23], [34] [therefore, E_{D1} using (7)]. Determination of the remaining two parameters (γ_T , a) are done by analyzing both voltageand temperature-dependent data and using either (5) and/or (7) [9], [20]. An estimation of γ at different T_{stress} and a plot of γ versus $1/k_B T_{\text{stress}}$ [Fig. 8(a)] gives γ_T as intercept at $T_{\text{stress}} \rightarrow \infty$ and a as slope [see (5)]. Alternately, determining E_A at different electric field [Fig. 8(b)]⁵ and using (7) enables the estimation of a. Later, using previously obtained γ and (5), γ_T can be estimated.

C. Variation in NBTI Model Parameters With %N

Among four independent NBTI parameters (A, γ , n, and E_{D1}), $n \sim 0.14$ is found to be constant (independent of %N) for the devices studied. The parameters A and γ , however, show



Fig. 8. Estimation of γ_T , *a* using voltage- and temperature-dependent stress data. (a) Plot of γ versus $1/k_B T_{\text{stress}}$ directly estimates γ_T as intercept at $T_{\text{stress}} \rightarrow \infty$, and *a* as slope. (b) Determining E_A at different electric field enables estimation of *a*, hence, γ_T using (5).



Fig. 9. Variation of NBTI model parameters $(A, \gamma, \text{ and } \gamma_T)$ with $\% N(a \sim 0.8 \ q\text{\AA}$ used). The error margins in calculations are negligible. The fitted variation will be technology-specific.

systematic variation with %N (Fig. 9). The source of variation in γ can be traced to variation in a and γ_T [see (5)]. We find that the variation of a with %N is small (within the error margin of both methods of estimations in Fig. 8). Therefore, we use a = 0.8 gÅ [Fig. 8(a)] for all devices, and we estimate γ_T using (5) for different %N (Fig. 9); in other words, the %Ndependence of γ is actually reflected in the % N dependence of γ_T . Finally, we use $E_{\rm D1} \sim 0.9$ eV, which is calculated [see (7)] using average value of E_A (= 0.08 eV) for devices tested at $E_{\rm ox} = 7 \sim 10$ MV/cm and 27 °C-125 °C, which is considered as E_A for all PNO samples at an average E_{ox} of 8.5 MV/cm. Note that constancy of n with % N reflects dominance of interface-trap generation and diffusion of hydrogen species within poly-Si [37] as the main cause of NBTI degradation for such devices. But, constancy E_{D1} with % Ndoes not reflect any fundamental requirement, except that any variation is possibly embedded within the error-margin of the data. Thus, NBTI degradation with % N variation is attributed to the following two factors: A and γ_T .

D. Safe Operating Condition

The variation of NBTI performance for different oxynitride devices is monitored by safe operating $V_G(V_{\text{safe}})$, which is defined as $V_{G,\text{stress}}$ at which device can operate up to its lifetime (t_{life}) without crossing a certain failure criteria $(\Delta V_{T(\text{max})})$, for example, 60 mV of ΔV_T (Fig. 7 shows the determination of V_{safe} and t_{life} for one sample). The parameters

⁵Although negligible variation of E_A versus % N in Fig. 8(b) (at 1.9 V) contradicts with the E_A versus % N variation reported in [8] and [36], we identify this as a signature of negligible hole trapping in the PNO samples studied here, which have lower N₂ concentration near substrate interface [11], [20] as compared to the samples in [8] and [36].



Fig. 10. $V_{\rm safe}$ versus %N at different EOT(T = 125 °C; failure criteria: $\Delta V_T = 60$ mV, $t_{\rm life} = 5$ years for CMOS dc operation). Dotted line for EOT = 1.6 nm indicates the improvement in ac condition and with $T_{\rm stress} = 85$ °C.

 $A(N), \gamma_T(N)$ (derived by fitting the NBTI data), $V_{\rm FB}(N)$ (obtained from C-V analysis), and other (approximately constant) PMOS parameters ($N_{\rm poly} \sim 6 \times 10^{19} {\rm ~cm^{-3}}, N_{\rm sub} \sim$ 3×10^{17} cm⁻³, $a \sim 0.8$ qÅ, and $E_{\rm D1} \sim 0.9$ eV) are used to calculate $V_{\text{safe}}(N, \text{EOT})$ for any combinations of %N and EOT (Fig. $10)^6$ by means of (5)–(7). Here, we use the analytical approach presented in Fig. 5 for calculating electric fields. NBTI performance for dc operation is calculated for failure criteria of $\Delta V_{T(max)} = 60$ mV, $t_{life} = 5$ years (equivalent to $t_{\rm life} = 10$ years in CMOS operation, assuming 50% activity of PMOS transistors). Use of NBTI-aware circuit design [48] will also help in further reduction in required lifetime. A lifetime improvement of $2^{1/2n}$ times (based on R-D model simulation for ac degradation having 50% duty cycle) is used for illustrating ac effects in NBTI degradation, although there are reports for $2^{1/n}$ times improvement (corresponding to ac NBTI degradation being $\sim 50\%$ of dc degradation [41], [42]). Thus, we predict an improvement in $V_{\text{safe}}(N, \text{EOT})$ with inclusion of ac effects and also with reduction in temperature.

V. OPTIMIZATION OF GATE LEAKAGE AND NBTI

So far, we have discussed the variation of gate-leakage (obtained using QM simulation, see Fig. 4) and NBTI degradation (resultant change in V_{safe} , Fig. 10; which uses results from Figs. 2, 5, and 9) for plasma-oxynitride devices with % Nand EOT. Merging the plots of $J_G(N, \text{EOT})$ at different V_G and $V_{\text{safe}}(N, \text{EOT})$, we obtain a design diagram for plasmaoxynitride technology having low % N. Fig. 11 shows the design diagram that can be used for $V_{\text{safe}} = V_G = 0.8 \sim 1.2 \text{ V.}^7$ Note that the curves obtained at different V_G fall on top of each other (solid black lines in Fig. 11). This makes Fig. 11

⁷An analytical construction of design diagram is discussed in the Appendix.



Fig. 11. Design diagram for SiON devices, obtained using Fig. 4 (J_G at $V_G = 0.8$, 1.0, and 1.2 V are considered) and Fig. 10. Solid black lines use J_G calculated by QM simulation and dotted red lines use J_G calculated from (8)–(11). Note the universality (i.e., curves at different V_G falling on top of each other) of the figure when J_G calculated by QM simulation. Operating point A ($V_{\text{safe}} = 1.1$ V and $J_G = 10 \text{ A/cm}^2$) suggests, for example, the use of EOT ~ 1.4 nm and ~20% N₂ dose.

applicable for optimization in the range of $V_{\text{safe}} = 0.8-1.2 \text{ V}$. The range of V_{safe} can be easily extended by considering $J_G(N, \text{EOT})$ at more V_G in the design diagram (hence, adding more y-axis with appropriate current scales). Moreover, change in operating temperature and inclusion of ac effects (thus, changing V_{safe}) can shift the diagram along x-axis (as gate leakage has negligible change with temperature). Resultant design diagram can then be used to calculate any pair of the variables (V_{safe} , J_G , %N, and EOT) when the other pair is given. For example, if an IC design requires $V_{\text{operating}} = 1.1 \text{ V}$ and $J_G = 10 \text{ A/cm}^2$, one needs to draw a vertical line from x-axis at 1.1 V and a horizontal line from y-axis at 1.1 V and 10 A/cm^2 . The two lines intersect at point A (see Fig. 11). Thus, design diagram suggests the use of EOT ~ 1.4 nm and $\%N \cong 20\%$.

If the optimization anticipated by the conservative design diagram is unacceptable, the optimization at higher %N and lower EOT will be possible by reconstructing a new diagram with reduced operating temperature, including ac effects, and increasing the leakage constraint. Finally, since PMOS leakage exceeds NMOS leakage for N₂ dose exceeding 20%–25% (see Section III-C), one should consider PMOS leakage/PMOS NBTI rather than the NMOS leakage/PMOS NBTI (discussed in this paper) for optimization above 20%–25% N₂ dose.

VI. CONCLUSION

We have analyzed an extensive set of leakage and degradation data to construct a cooptimization scheme of J_G and NBTI for arbitrary %N and EOT combinations. In such process, we highlight the importance of gate leakage versus NBTI study for PNO devices, which has not been considered so far in literature. A design diagram is proposed based on such cooptimization, which enables one to establish the dc (ac)-NBTI limited upper limit of %N for core CMOS technologies. Using the procedure described as a guideline and incorporating detailed nitrogen-profile information, with effect of boron penetration, should enable one to reliably (up to a

⁶Although Fig. 10 suggests similar $V_{\rm safe}$ for different EOT at N₂ dose ~20%, it should not be taken as absolute number. As PNO samples have nitrogen profile with [N] peaking near poly [14], [21], devices having same %N (measured by XPS [21]), but higher EOT, will comparatively have lower [N] near substrate interface—hence, less NBTI degradation [11], [20]. Thus, $V_{\rm safe}$ for higher EOT devices is expected to be higher than the values shown in Fig. 10. Such correction again requires one to have accurate knowledge of N₂ profile within the PNO film. Once such information is available, the optimization process can be readily updated.

8

desired NBTI lifetime) operate the device with optimum staticpower dissipation. We anticipate that such analysis would have broad impact for optimization of %N content in sub-2-nm gate dielectrics.

Appendix

ANALYTICAL CONSTRUCTION OF DESIGN DIAGRAM

In the main body of this paper, we have provided a physically rigorous procedure to optimize gate current and NBTI degradation based on a set of comprehensive measurements. However, the simulation tools we used may not be readily available to many research groups. Therefore, we develop analytical expressions for calculating electric fields, leakage current, and safe operating voltage (which is an indicator of NBTI degradation), which would enable one to rapidly construct the design diagram in Fig. 11 with reasonably good accuracy.

A. Model for Electric Fields

Noting the universal quadratic relationship between E_{ox} and $|V_G|$ in Fig. 6 irrespective of the values for EOT, N_{sub} , N_{poly} , and %N (for larger EOT samples, quadratic behavior appears at larger $|V_G|$ as compared to smaller EOT samples), we can estimate E_{ox} using

$$E_{\rm ox} = P_1 |V_{G,\rm eff}|^2 + P_2 |V_{G,\rm eff}| + P_3 \tag{8}$$

where $|V_{G,\text{eff}}| = |V_G| - |\Delta V_{\text{FB}}|$ and the coefficients are given by (9a) and (9b) for NMOS and PMOS devices, respectively, i.e.,

$$P_{1} = (-0.97 + 0.7EOT - 0.15EOT^{2}) \times (1 + 0.014N_{\text{poly}} - 3.22 \times 10^{-3}N_{\text{poly}}^{2}) \times (1 - 1.77 \times 10^{-3}N_{\text{sub}} - 5.08 \times 10^{-4}N_{\text{sub}}^{2}) P_{2} = (8.56 - 3.66EOT + 0.62EOT^{2}) \times (0.67 + 0.084N_{\text{poly}} - 3.78 \times 10^{-3}N_{\text{poly}}^{2}) \times (1 - 6.73 \times 10^{-4}N_{\text{sub}} - 1.51 \times 10^{-4}N_{\text{sub}}^{2}) P_{3} = (0.93 - 0.87EOT + 0.24EOT^{2}) \times (1.98 - 0.27N_{\text{poly}} + 0.016N_{\text{poly}}^{2}) \times (0.94 + 0.01N_{\text{sub}} - 2.7 \times 10^{-3}N_{\text{sub}}^{2}) (9a) P_{1} = (-0.93 + 0.68EOT - 0.15EOT^{2}) \times (1.06 + 0.013N_{\text{poly}} - 2.7 \times 10^{-3}N_{\text{poly}}^{2}) \times (1 + 2.6 \times 10^{-3}N_{\text{sub}} - 4.43 \times 10^{-4}N_{\text{sub}}^{2}) P_{2} = (8.4 - 3.65EOT + 0.644EOT^{2}) \times (0.69 + 0.08N_{\text{poly}} - 3.64 \times 10^{-3}N_{\text{poly}}^{2}) \times (1 - 6.5 \times 10^{-4}N_{\text{sub}} - 1.47 \times 10^{-4}N_{\text{sub}}^{2}) P_{3} = (0.78 - 0.73EOT + 0.2EOT^{2}) \times (2 - 0.29N_{\text{poly}} + 0.018N_{\text{poly}}^{2}) \times (0.9 + 0.027N_{\text{sub}} - 2.33 \times 10^{-3}N_{\text{sub}}^{2}) (9b)$$

EOT, $N_{\rm sub}$, and $N_{\rm poly}$ in (9) needs to be expressed in units of nanometer, 10^{17} cm⁻³, and 10^{19} cm⁻³, respectively.

After calculating $E_{\rm ox}$ using (8), $E_c = E_{\rm ox} - E_{\rm dep} = E_{\rm ox} - \sqrt{2q\varepsilon_{\rm Si}N_D^+\varphi_{\rm dep}}/\varepsilon_{\rm SiO_2}$ can be calculated by using $\varphi_{\rm dep} \sim 2\varphi_{F({\rm bulk})} + 6kT/q$ [49]. Such estimations of $E_{\rm ox}$ and E_c are in excellent agreement (not shown) with the results from both QM simulation and analytical formalism of Section IV-A.

B. Model for Gate-Leakage Current

Next, we develop a physically based analytical approach to estimate NMOS gate-leakage variation in inversion by using $J_G \sim N_{\rm inv} f\overline{T}$ [50]. We use $N_{\rm inv} \sim E_{\rm ox}$ (considering $N_{\rm dep} \ll N_{\rm inv}$), electron-impact frequency (f) proportional to $E_{\rm ox}^{0.6}$ [50], and estimate mean tunneling probability $\overline{T} \sim \exp(2\alpha T_{\rm PHY})$ by replacing the triangular energy barrier for electron tunneling using an effective square barrier of height $\varphi_{\rm be} - E_{\rm ox}T_{\rm PHY}/2$ [15]; hence, $\alpha \equiv \sqrt{2m_{\rm ox}q(\phi_{\rm be} - E_{\rm ox}T_{\rm PHY}/2)}/\hbar$. Based on these, we fit J_G versus $E_{\rm ox}$ (calculated by QM simulation) using

$$J_G = A E_{\rm ox}^{1.6} \exp\left(-B\sqrt{1 - C E_{\rm ox}}\right). \tag{10}$$

Fitting of J_G versus E_{ox} at different T_{PHY} , φ_{be} , and m_{ox} enables us to determine the coefficients A, B, and C such that

$$A = 2 \times 10^{9}$$
(11a)

$$B = (2.73 + 17.8T_{\rm PHY} - 2.13T_{\rm PHY}^{2}) \times (0.72 + 0.7m_{\rm ox})(0.6 + 0.13\phi_{\rm be})$$
(11b)

$$C = (-2.56 \times 10^{-3} + 2.71 \times 10^{-2}T_{\rm ex} - 7.1 \times 10^{-3}T^{2}_{\rm ex})$$

Thus, we observe an increase of B with increase in $T_{\rm PHY}$, $\varphi_{\rm be}$, and $m_{\rm ox}$, and an increase of C with increase in $T_{\rm PHY}$ and/or decrease in $\varphi_{\rm be}$; which is consistent with the semiclassical intuition presented earlier. Using the quadratic dependence of $\varepsilon_{\rm di}$, $\varphi_{\rm be}$, and $m_{\rm ox}$ from Fig. 3 and $E_{\rm ox}$ calculated using (8), we obtain leakage-current variation with % N using (10) and (11). The obtained variation is remarkably consistent with QM simulation results (Fig. 4).

C. Calculation of V_{safe}

Next, we calculate V_{safe} by first determining safe operating electric field (E_{safe}) for specific %N and EOT. This is easily done by inverting (6), such that⁸

$$E_{\text{safe}} = \frac{3}{2\gamma} \ln \left[\Delta V_{T(\text{max})} / \left\{ A^* \text{EOT}^* \exp(-0.126/k_B T_{\text{stress}}) \right. \\ \left. \times (E_{\text{safe}} - E_{\text{dep}})^{2/3} t_{\text{life}}^{0.14} \right\} \right]$$
(12)

where (as used in Fig. 11) $\Delta V_{T(\text{max})} = 60 \text{ mV}, t_{\text{life}} = 5 \text{ years},$ $E_{\text{D1}} = 0.9 \text{ eV}, n = 0.14, E_{\text{dep}} = \sqrt{2q\varepsilon_{\text{Si}}N_D^+\varphi_{\text{dep}}}/\varepsilon_{\text{SiO}_2},$ and

⁸Equation (12) can be solved iteratively by various methods. A simple MATLAB code useful for this purpose is given by $E_{\text{safecal}} = \text{inline}([`(E_{\text{safe}} - 3/(2/\gamma)* \log(\Delta V_{T \max}/(A*\text{EOT}* \exp(-n*ED1/kT)*(E_{\text{safe}} - E_{\text{dep}})^{(2/3)*t_{\text{life}}^{(1)}}))'], `E_{\text{safe}}, `\gamma', `\Delta V_{T \max}, `A', `EOT, `n', `ED1', `kT', `E_{\text{dep}}, `t_{\text{life}}); E_{\text{safe}} = f_{\text{zero}}(E_{\text{scal}}, [0, 10], \text{options}, \gamma, \Delta V_{T \max}, A, \text{EOT}, n, ED1, kT, E_{\text{dep}}, t_{\text{life}}).$

 $\varphi_{\text{dep}} \sim 2\varphi_{F(\text{bulk})} + 6kT/q$ [49], and A, $\gamma(\gamma_T)$ variation are obtained from Fig. 9. V_{safe} is later calculated using (8).

Thus, we recalculate the design diagram (dotted red lines in Fig. 11) using analytical expressions in (8)–(12) and compare it with the procedure presented this paper. Both approaches agree with each other reasonably well (although curves at different V_G do not fall on top of each other, due to the approximations involved in the obtained analytical expressions), motivating the use of these simple equations over sophisticated QM simulation in constructing the design diagram.

ACKNOWLEDGMENT

The authors would like to thank Network for Computational Nanotechnology for computational resources. The author Ahmad E. Islam would also like to thank H. Kufluoglu, Md. S. Hasan, and D. Varghese of Purdue University for useful discussions.

REFERENCES

- [1] International Technology Roadmap for Semiconductors, 2005.
- [2] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-κ gate dielectrics: Current status and materials properties considerations," J. Appl. Phys., vol. 89, no. 10, pp. 5243–5275, May 2001.
- [3] M. L. Green, E. P. Gusev, R. Degraeve, and E. L. Garfunkel, "Ultrathin (< 4 nm) SiO₂ and Si-O-N gate dielectric layers for silicon microelectronics: Understanding the processing, structure, and physical and electrical limits," *J. Appl. Phys.*, vol. 90, no. 5, pp. 2057–2121, Sep. 2001.
- [4] G. Lucovsky, "Ultrathin nitrided gate dielectrics: Plasma processing, chemical characterization, performance, and reliability," *IBM J. Res. Develop.*, vol. 43, no. 3, pp. 301–326, 1999.
- [5] D. Kapila, S. Hattangady, M. Douglas, R. Kraft, and M. Gribelyuk, "Modeling and optimization of oxynitride gate dielectrics formation by remote plasma nitridation of silicon dioxide," *J. Electrochem. Soc.*, vol. 146, no. 3, pp. 1111–1116, 1999.
- [6] S. S. Tan, T. P. Chen, C. H. Ang, and L. Chan, "Relationship between interfacial nitrogen concentration and activation energies of fixed-charge trapping and interface state generation under bias-temperature stress condition," *Appl. Phys. Lett.*, vol. 82, no. 2, pp. 269–271, Jan. 2003.
- [7] D. K. Schröder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," *J. Appl. Phys.*, vol. 94, no. 1, pp. 1–18, Jul. 2003.
- [8] Y. Mitani, "Influence of nitrogen in ultra-thin SiON on negative bias temperature instability under AC stress," in *IEDM Tech. Dig.*, 2004, pp. 117–120.
- [9] A. E. Islam, G. Gupta, S. Mahapatra, A. Krishnan, K. Ahmed, F. Nouri, A. Oates, and M. A. Alam, "Gate leakage vs NBTI in plasma nitrided oxides: Characterization, physical principles, and optimization," in *IEDM Tech. Dig.*, 2006, pp. 329–332.
- [10] M. A. Alam, H. Kufluoglu, D. Varghese, and S. Mahapatra, "A comprehensive model for PMOS NBTI degradation: Recent progress," *Microelectron. Reliab.*, vol. 47, no. 6, pp. 853–862, Jun. 2007.
- [11] S. Mahapatra, K. Ahmed, D. Varghese, A. E. Islam, G. Gupta, L. Madhav, D. Saha, and M. A. Alam, "On the physical mechanism of NBTI in silicon oxynitride p-MOSFETs: Can differences in insulator processing conditions resolve the interface trap generation versus hole trapping controversy?" in *Proc. IEEE Int. Rel. Phys. Symp.* 2007, pp. 1–9.
- [12] S. Inaba, T. Shimizu, S. Mori, K. Sekine, K. Saki, H. Suto, H. Fukui, M. Nagamine, M. Fujiwara, T. Yamamoto, M. Takayanagi, I. Mizushima, K. Okano, S. Matsuda, H. Oyamatsu, Y. Tsunashima, S. Yamada, Y. Toyoshima, and H. Ishiuchi, "Device performance of sub-50 nm CMOS with ultra-thin plasma nitrided gate dielectrics," in *IEDM Tech. Dig.*, 2002, pp. 651–654.
- [13] P. A. Kraus, K. Ahmed, T. C. Chua, M. Ershov, H. Karbasi, C. S. Olsen, F. Nouri, J. Holland, R. Zhao, G. Miner, and A. Lepert, "Low-energy nitrogen plasmas for 65-nm node oxynitride gate dielectrics: A correlation of plasma characteristics and device parameters," in *VLSI Symp. Tech. Dig.*, 2003, pp. 143–144.

- [14] S. Rauf, S. Lim, and P. L. G. Ventzek, "Model for nitridation of nanoscale SiO₂ thin films in pulsed inductively coupled N₂ plasma," *J. Appl. Phys.*, vol. 98, no. 2, p. 024 305, Jul. 2005.
- [15] P. A. Kraus, K. Z. Ahmed, C. S. Olsen, and F. Nouri, "Model to predict gate tunneling current of plasma oxynitrides," *IEEE Trans. Electron Devices*, vol. 52, no. 6, pp. 1141–1147, Jun. 2005.
- [16] G. Lucovsky, Y. Wu, H. Niimi, H. Yang, J. Keister, and J. E. Rowe, "Separate and independent reductions in direct tunneling in oxide/nitride stacks with monolayer interface nitridation associated with the (i) interface nitridation and (ii) increased physical thickness," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 18, no. 4, pp. 1163–1168, Jul./Aug. 2000.
- [17] X. Guo and T. P. Ma, "Tunneling leakage current in oxynitride: Dependence on oxygen/nitrogen content," *IEEE Electron Device Lett.*, vol. 19, no. 6, pp. 207–209, Jun. 1998.
- [18] H. Y. Yu, Y. T. Hou, M. F. Li, and D. L. Kwong, "Investigation of hole-tunneling current through ultrathin oxynitride/oxide stack gate dielectrics in p-MOSFETs," *IEEE Trans. Electron Devices*, vol. 49, no. 7, pp. 1158–1164, Jul. 2002.
- [19] A. Ghetti, A. Hamad, P. J. Silverman, H. Vaidya, and N. Zhao, "Selfconsistent simulation of quantization effects and tunneling current in ultra-thin gate oxide MOS devices," in *Proc. SISPAD*, 1999, pp. 239–242.
- [20] A. E. Islam, H. Kufluoglu, D. Varghese, S. Mahapatra, and M. A. Alam, "Recent issues in negative-bias temperature instability: Initial degradation, field-dependence of interface trap generation, hole trapping effects, and relaxation," *IEEE Trans. Electron Devices*, vol. 54, no. 9, pp. 2143– 2154, Sep. 2007.
- [21] J. R. Shallenberger, D. A. Cole, and S. W. Novak, "Characterization of silicon oxynitride thin films by X-ray photoelectron spectroscopy," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 17, no. 4, pp. 1086–1090, Jul. 1999.
- [22] S. Rangan, N. Mielke, and E. C. C. Yeh, "Universal recovery behavior of negative bias temperature instability [PMOSFETs]," in *IEDM Tech. Dig.*, 2003, pp. 341–344.
- [23] D. Varghese, D. Saha, S. Mahapatra, K. Ahmed, F. Nouri, and M. A. Alam, "On the dispersive versus Arrhenius temperature activation of NBTI time evolution in plasma nitrided gate oxides: Measurements, theory, and implications," in *IEDM Tech. Dig.*, 2005, pp. 684–687.
- [24] A. E. Islam, E. N. Kumar, H. Das, S. Purawat, V. D. Maheta, H. Aono, E. Murakami, S. Mahapatra, and M. A. Alam, "Theory and practice of on-the-fly and ultra-fast V_T measurements for NBTI degradation: Challenges and opportunities," in *IEDM Tech. Dig.*, 2007, pp. 805–808.
- [25] C. Shen, M.-F. Li, C. E. Foo, T. Yang, D. M. Huang, A. Yap, G. S. Samudra, and Y.-C. Yeo, "Characterization and physical origin of fast V_{th} transient in NBTI of pMOSFETs with SiON dielectric," in *IEDM Tech. Dig.*, 2006, pp. 333–336.
- [26] A. E. Islam, H. Kufluoglu, D. Varghese, and M. A. Alam, "Critical analysis of short-term negative bias temperature instability measurements: Explaining the effect of time-zero delay for on-the-fly measurements," *Appl. Phys. Lett.*, vol. 90, no. 8, p. 083 505, Feb. 2007.
- [27] K. Z. Ahmed, P. A. Kraus, C. Olsen, S. Hung, and F. Nouri, "Observation of nitrogen-enhanced doping deactivation at the polysilicon–oxynitride interface of pMOSFETs with 12-angstrom gate dielectrics," *IEEE Electron Device Lett.*, vol. 24, no. 7, pp. 445–447, Jul. 2003.
- [28] Quantum–Mechanical CV Simulator of Univ. California, Berkeley Device Group. [Online]. Available: www-device.eecs.berkeley.edu/qmcv/ index.shtml
- [29] D. M. Brown, P. V. Gray, F. K. Heumann, H. R. Philipp, and E. A. Taft, "Properties of Sixoynz films on Si," *J. Electrochem. Soc.*, vol. 115, p. 311, 1968.
- [30] S. V. Hattangady, H. Niimi, and G. Lucovsky, "Integrated processing of silicon oxynitride films by combined plasma and rapid-thermal processing," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 14, no. 6, pp. 3017–3023, 1996.
- [31] K. Muraoka, K. Kurihara, N. Yasuda, and H. Satake, "Optimum structure of deposited ultrathin silicon oxynitride film to minimize leakage current," *J. Appl. Phys.*, vol. 94, no. 3, pp. 2038–2045, Aug. 2003.
- [32] T. Aoyama, K. Suzuki, H. Tashiro, Y. Tada, and K. Horiuchi, "Nitrogen concentration dependence on boron diffusion in thin silicon oxynitrides used for metal–oxide–semiconductor devices," *J. Elec*trochem. Soc., vol. 145, no. 2, pp. 689–693, Feb. 1998.
- [33] S. Chakravarthi, A. Krishnan, V. Reddy, C. F. Machala, and S. Krishnan, "A comprehensive framework for predictive modeling of negative bias temperature instability," in *Proc. IEEE IRPS*, 2004, pp. 273–282.
 [34] M. A. Alam and S. Mahapatra, "A comprehensive model of PMOS
- [34] M. A. Alam and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," *Microelectron. Reliab.*, vol. 45, no. 1, pp. 71–81, Jan. 2005.

- [35] B. Kaczer, V. Arkhipov, M. Jurczak, and G. Groeseneken, "Negative bias temperature instability (NBTI) in SiO₂ and SiON gate dielectrics understood through disorder-controlled kinetics," *Microelectron. Eng.*, vol. 80, pp. 122–125, 2005.
- [36] S. S. Tan, T. P. Chen, C. H. Ang, and L. Chan, "Mechanism of nitrogenenhanced negative bias temperature instability in pMOSFET," *Microelectron. Reliab.*, vol. 45, no. 1, pp. 19–30, Jan. 2005.
- [37] A. T. Krishnan, C. Chancellor, S. Chakravarthi, P. E. Nicollian, V. Reddy, A. Varghese, R. B. Khamankar, S. Krishnan, and L. Levitov, "Material dependence of hydrogen diffusion: Implications for NBTI degradation," in *IEDM Tech. Dig.*, 2005, pp. 688–691.
- [38] A. T. Krishnan, S. Chakravarthi, P. Nicollian, V. Reddy, and S. Krishnan, "Negative bias temperature instability mechanism: The role of molecular hydrogen," *Appl. Phys. Lett.*, vol. 88, no. 15, p. 153 518, Apr. 2006.
- [39] S. Kumar, C. H. Kim, S. S. Sapatnekar, "An analytical model for negative bias temperature instability," in *Proc. ICCAD*, 2006, pp. 493–496
- [40] M. A. Alam, "A critical examination of the mechanics of dynamic NBTI for PMOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 345–348.
- [41] G. Chen, M. F. Li, C. H. Ang, J. Z. Zheng, and D. L. Kwong, "Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling," *IEEE Electron Device Lett.*, vol. 23, no. 12, pp. 734–736, Dec. 2002.
- [42] R. Fernández, B. Kaczer, A. Nackaerts, S. Demuynck, R. Rodríguez, M. Nafría, and G. Groeseneken, "AC NBTI studied in the 1 Hz–2 GHz range on dedicated on-chip CMOS circuits," in *IEDM Tech. Dig.*, 2006, pp. 337–340.
- [43] T. L. Yang, M. F. Shen, C. Ang, C. H. Chunxiang Zhu, Y. C. Yeo, G. Samudra, S. C. Rustagi, and M. B. Yu, "Fast and slow dynamic NBTI components in p-MOSFET with SiON dielectric and their impact on device life-time and circuit application," in *VLSI Symp. Tech. Dig.*, 2005, pp. 92–93.
- [44] K. Ahmed, E. Ibok, and J. Hauser, "Capacitor test structures for C–V measurements on CMOS devices with sub-20 Å oxides," in *Proc. ESSDRC*, 2000, pp. 308–311.
- [45] C. H. Choi, Y. Wu, J. S. Goo, Z. P. Yu, and R. W. Dutton, "Capacitance reconstruction from measured C–V in high leakage, nitride/oxide MOS," *IEEE Trans. Electron Devices*, vol. 47, no. 10, pp. 1843–1850, Oct. 2000.
- [46] N. Yang, W. K. Henson, J. R. Hauser, and J. J. Wortman, "Modeling study of ultrathin gate oxides using direct tunneling current and capacitance–voltage measurements in MOS devices," *IEEE Trans. Electron Devices*, vol. 46, no. 7, pp. 1464–1471, Jul. 1999.
- [47] F. Stern, "Self-consistent results for N-type Si inversion layers," *Phys. Rev. B, Condens. Matter*, vol. 5, no. 12, pp. 4891–4899, Jun. 1972.
- [48] B. C. Paul, K. Kang, H. Kufluoglu, M. A. Alam, and K. Roy, "Negative bias temperature instability: Estimation and design for improved reliability of nanoscale circuits," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 26, no. 4, pp. 743–751, Apr. 2006.
- [49] R. F. Pierret, Semiconductor Device Fundamentals, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 1996.
- [50] L. F. Register, E. Rosenbaum, and K. Yang, "Analytic model for direct tunneling current in polycrystalline silicon-gate metal–oxide–semiconductor devices," *Appl. Phys. Lett.*, vol. 74, no. 3, pp. 457–459, 1999.





Gaurav Gupta received the B.Tech. degree in electronics engineering from Aligarh Muslim University, Aligarh, India, in 2003 and the M.Tech. degree in microelectronics from the Indian Institute of Technology, Bombay, India, in 2006, with an M.Tech. thesis on the negative-bias temperature instability in nitrided gate oxides.

Since July 2006, he has been with Rambus Bangalore, India, where he has been a Circuit Design Engineer working in the area of high-speed IOs and SerDes.

Khaled Z. Ahmed (S'97–M'98–SM'04) was born in Cairo, Egypt. He received the B.S. and M.S. degrees in electrical engineering from Ain Shams University, Cairo, in 1991 and 1994, respectively, and the Ph.D. degree in electrical engineering from North Carolina State University, Raleigh, in 1998.

He was with Advanced Micro Devices, Sunnyvale, CA, where he was an intern working on advanced gate dielectrics for high-performance CMOS applications in 1997 and was a Senior Engineer working on MOS device characterization and reliability for

logic and nonvolatile memory applications in 1998. In 1999, he was with Conexant Systems, Newport Beach, CA, where he worked on advanced gate dielectrics for RF CMOS applications. In 2001, he joined the Front End Products Group, Applied Materials, Inc., where he is currently a Senior Member of the Technical Staff and has been working on the electrical characterization and reliability of ultrathin oxynitrides and high- κ gate dielectrics for CMOS applications. He is the Author or Coauthor of over 40 publications.

Dr. Ahmed has served as a Technical Program Committee member for the International Reliability Physics Symposium and the IEEE Semiconductor Interface Specialists Conference.



Souvik Mahapatra (S'99–M'02) received the Ph.D. degree in electrical engineering from the Indian Institute of Technology (IIT), Bombay, India, in 1999.

From 2000 to 2001, he was with Bell Laboratories, Murray Hill, NJ. Since 2002, he has been with the Department of Electrical Engineering, IIT, where he is currently an Associate Professor. He has published more than 60 papers in peer-reviewed journals and conference proceedings and acted as a Reviewer of several international journals and conference proceedings. His research interests include characteriza-

tion, modeling, and simulation of CMOS and Flash memory devices and device reliability.

Dr. Mahapatra has delivered invited talks in leading international conferences including the IEEE International Electron Devices Meeting and was a Tutorial Speaker at the IEEE International Reliability Physics Symposium.



Ahmad Ehteshamul Islam (S'02) received the B.Sc. degree in electrical and electronic engineering from Bangladesh University of Engineering and Technology (BUET), Dhaka, Bangladesh, in 2004. He is currently working toward the Ph.D. degree with the Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN.

From 2004 to 2005, he was a Lecturer with the Department of Electrical and Electronic Engineering, BUET. He is currently working with negativebias temperature-instability issues in strained/

oxinitride/high- κ devices. He has also worked with numerical simulation of electrostatics in nanoscale devices. His research interests include studying the role of time-dependent defect formation in device and memory applications.

Mr. Islam is a student member of the IEEE Electron Devices Society since 2002 and American Physical Society since 2008. He is a Reviewer for several IEEE and Elsevier journals.



Muhammad Ashraful Alam (M'97–SM'01–F'06) received the B.S.E.E. degree in electrical engineering from Bangladesh University of Engineering and Technology, Dhaka, Bangladesh, in 1988, the M.S. degree in electrical engineering from Clarkson University, Potsdam, NY, in 1991, and the Ph.D. degree in electrical engineering from Purdue University, West Lafayette, IN, in 1994.

From 1995 to 2001, he was with Bell Laboratories, Lucent Technologies, Murray Hill, NJ, where he was a member of the Technical Staff with the Silicon

ULSI Research Department. From 2001 to 2003, he was a Distinguished Member of the Technical Staff with Agere Systems, Murray Hill. In 2004, he joined Purdue University, where he is currently a Professor of electrical and computer engineering with the Department of Electrical and Computer Engineering. His research and teaching focus on physics, simulation, characterization, and technology of classical and novel semiconductor devices, including theory of oxide reliability, nanocomposite thin-film transistors, and nanobio sensors. He has published over 80 papers in international journals and has presented many invited and contributed talks at international conferences.

Dr. Alam was the recipient of the 2006 IEEE Kiyo Tomiyasu Award for contributions to device technology for communication systems.