

4-2-2007

Templated Vertical Carbon Nanotube Transistors

Aaron D. Franklin

Birck Nanotechnology Center and School of Electrical and Computer Engineering, Purdue University, afrankl@purdue.edu

Joshua T. Smith

Birck Nanotechnology Center and School of Electrical and Computer Engineering, Purdue University, jtsmith@purdue.edu

Timothy D. Sands

Birck Nanotechnology Center, School of Electrical and Computer Engineering, and School of Materials Engineering, Purdue University, tsands@purdue.edu

Timothy S. Fisher

Birck Nanotechnology Center and School of Mechanical Engineering, Purdue University, tsfisher@purdue.edu

David B. Janes

Birck Nanotechnology Center and School of Electrical and Computer Engineering, Purdue University, janes@ecn.purdue.edu

Follow this and additional works at: <http://docs.lib.purdue.edu/nanoposter>

Franklin, Aaron D.; Smith, Joshua T.; Sands, Timothy D.; Fisher, Timothy S.; and Janes, David B., "Templated Vertical Carbon Nanotube Transistors" (2007). *Birck Poster Sessions*. Paper 7.
<http://docs.lib.purdue.edu/nanoposter/7>

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.

Templated Vertical Carbon Nanotube Transistors


Aaron D. Franklin^{1,2}, Joshua T. Smith^{1,2}, Timothy D. Sands^{1,2,3}, Timothy S. Fisher^{1,4}, David B. Janes^{1,2}

¹Birck Nanotechnology Center, ²School of Electrical and Computer Engineering, ³School of Materials Engineering, ⁴School of Mechanical Engineering


Abstract

Single-walled carbon nanotubes (CNTs) are a potential channel material for the next generation field-effect transistors (FETs). With properties such as quasi-ballistic transport and high thermal conductivity, CNTFETs have the ability to outperform Si MOSFETs. To date, all reported CNTFETs have been created in a planar geometry, with the CNT horizontal to the supporting substrate. While planar CNTFETs have provided an important platform for exploring device properties, they have yet to overcome the impending issues related to large-scale device fabrication. Obstacles such as precise placement, addressability, and high-density integration of CNTFETs can be overcome using a vertical device geometry. In the present work, vertical CNTs (v-CNTs) are synthesized within porous alumina templates and contacted *in situ* with vertical Pd nanowires. Semi-vertical CNTFETs are subsequently fabricated to provide a comparison of the vertical nanowire contact to a more conventional planar contact. Further fabrication work is also presented, displaying our progress towards fabricating addressable arrays of v-CNTFETs.


Semi-Vertical CNTFET



Synthesizing Vertical CNTs




Progress towards Vertical CNTFET




Vertical CNTFET

Advantages of verticality:

- Packing density (up to 10¹⁰ pores/cm² in PAA)
- Controllable quasi-ballistic channel lengths
- Annular gate
 - Most effective gate geometry
 - Low-voltage operation
- Si-compatible processing
- Potential 3D integration




Characterization of CNTs



References

- [1] M.R. Maschmann, A.D. Franklin, P.B. Amama, D.N. Zakharov, E.A. Stach, T.D. Sands, T.S. Fisher, *Nanotechnology* **2006**, 17, 3925.
- [2] A.D. Franklin, M.R. Maschmann, M. DaSilva, D.B. Janes, T.S. Fisher, T.D. Sands, *J. Vac. Sci. Technol. B* **2007**, 25, 343.
- [3] M.R. Maschmann, A.D. Franklin, A. Scott, D.B. Janes, T.D. Sands, T.S. Fisher, *Nano Lett.*, **2006**, 6, 2712.



INAC

